


STM32F401xD STM32F401xE

ARM Cortex-M4 32b MCU+FPU, 105 DMIPS, 512KB Flash/96KB RAM, 11 TIMs, 1 ADC, 11 comm. interfaces

Datasheet - preliminary data

Features

- Includes ST state-of-the-art patented technology
- Core: Arm[®] 32-bit Cortex[®]-M4 CPU with FPU, adaptive real-time accelerator (ART Accelerator) allowing 0-wait state execution from flash memory, frequency up to 84 MHz, memory protection unit, 105 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions
- Memories
 - Up to 512 Kbytes of flash memory
 - up to 96 Kbytes of SRAM
 - 512 bytes of OTP memory
- · Clock, reset, and supply management
 - 1.7 V to 3.6 V application supply and I/Os
 - POR, PDR, PVD, and BOR
 - 4-to-26 MHz crystal oscillator
 - Internal 16 MHz factory-trimmed RC
 - 32 kHz oscillator for RTC with calibration
 - Internal 32 kHz RC with calibration
- Power consumption
 - Run: 146 μA/MHz (peripheral off)
 - Stop (Flash in Stop mode, fast wake-up time): 42 μA typical at 25 °C; 65 μA max at 25 °C
 - Stop (Flash in Deep power down mode, fast wake-up time): down to 10 μA at 25 °C; 30 μA max at 25 °C
 - Standby: 2.4 μA at 25 °C / 1.7 V without RTC; 12 μA at 85 °C at 1.7 V
 - V_{BAT} supply for RTC: 1 μA at 25 °C
- 1×12-bit, 2.4 MSPS A/D converter: up to 16 channels
- General-purpose DMA: 16-stream DMA controllers with FIFOs and burst support
- Up to 11 timers: up to six 16-bit, two 32-bit timers up to 84 MHz, each with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input, two watchdog timers (independent and window) and a SysTick timer



- Debug mode
 - Serial wire debug (SWD) & JTAG interfaces
 - Cortex[®]-M4 Embedded Trace Macrocell™
- Up to 81 I/O ports with interrupt capability
 - Up to 78 fast I/Os up to 42 MHz
 - All I/O ports are 5 V-tolerant
- Up to 12 communication interfaces
 - Up to 3 x I²C interfaces (SMBus/PMBus)
 - Up to 3 USARTs (2 x 10.5 Mbit/s, 1 x 5.25 Mbit/s), ISO 7816 interface, LIN, IrDA, modem control)
 - Up to 4 SPIs (up to 42Mbit/s at f_{CPU} = 84 MHz), SPI2 and SPI3 with muxed full-duplex I²S to achieve audio class accuracy via internal audio PLL or external clock
 - SDIO interface
 - Advanced connectivity: USB 2.0 full-speed device/host/OTG controller with on-chip PHY
- CRC calculation unit
- 96-bit unique ID
- RTC: subsecond accuracy, hardware calendar
- All packages are ECOPACK2 compliant

Table 1. Device summary

Reference	Part number			
STM32F401xD	STM32F401CD, STM32F401RD, STM32F401VD			
STM32F401xE	STM32F401CE, STM32F401RE, STM32F401VE			

Contents

1	Intro	duction	. 9
2	Desc	ription	10
	2.1	Compatibility with STM32F4 series	12
3	Func	tional overview	15
	3.1	Arm [®] Cortex [®] -M4 with FPU core with embedded flash memory and SRAM	15
	3.2	Adaptive real-time memory accelerator (ART Accelerator)	15
	3.3	Memory protection unit	15
	3.4	Embedded flash memory	16
	3.5	CRC (cyclic redundancy check) calculation unit	16
	3.6	Embedded SRAM	16
	3.7	Multi-AHB bus matrix	16
	3.8	DMA controller (DMA)	17
	3.9	Nested vectored interrupt controller (NVIC)	18
	3.10	External interrupt/event controller (EXTI)	18
	3.11	Clocks and startup	18
	3.12	Boot modes	
	3.13	Power supply schemes	19
	3.14	Power supply supervisor	20
		3.14.1 Internal reset ON	. 20
		3.14.2 Internal reset OFF	. 20
	3.15	Voltage regulator	21
		3.15.1 Regulator ON	. 22
		3.15.2 Regulator OFF	
		3.15.3 Regulator ON/OFF and internal power supply supervisor availability .	. 25
	3.16	Real-time clock (RTC) and backup registers	25
	3.17	Low-power modes	26
	3.18	V _{BAT} operation	26
	3.19	Timers and watchdogs	26
		3.19.1 Advanced-control timers (TIM1)	. 27



		3.19.2	General-purpose timers (TIMx)	28
		3.19.3	Independent watchdog	28
		3.19.4	Window watchdog	28
		3.19.5	SysTick timer	28
	3.20	Inter-in	tegrated circuit interface (I2C)	29
	3.21	Univers	sal synchronous/asynchronous receiver transmitters (USART)	29
	3.22	Serial p	peripheral interface (SPI)	30
	3.23	Inter-in	tegrated sound (I ² S)	30
	3.24	Audio F	PLL (PLLI2S)	30
	3.25	Secure	e digital input/output interface (SDIO)	30
	3.26	Univers	sal serial bus on-the-go full-speed (OTG_FS)	31
	3.27	Genera	al-purpose input/outputs (GPIOs)	31
	3.28	Analog	-to-digital converter (ADC)	31
	3.29		rature sensor	
	3.30	Serial v	wire JTAG debug port (SWJ-DP)	32
	3.31		lded Trace Macrocell™	
4	Pino	uts and	pin description	. 33
5	Mem	orv mai	nning	. 51
5	Mem	ory ma	pping	51
5 6			pping	
		trical ch		55
	Elect	trical ch	aracteristics	. . 55
	Elect	trical ch	eter conditions	. . 55 55
	Elect	trical ch Parame 6.1.1	eter conditions	55 55 55
	Elect	Parame 6.1.1 6.1.2 6.1.3 6.1.4	eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor	55 55 55 55
	Elect	Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5	eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage	55 55 55 55 55
	Elect	Frical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6	eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme	55 55 55 55 56 57
	Elect 6.1	Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7	eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement	55 55 55 55 55 56 57
	Elect 6.1	Frical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu	eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings	55 55 55 55 56 57 58
	Elect 6.1	Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut	eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings ing conditions	55 55 55 55 56 58 58
	Elect 6.1	Frical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat 6.3.1	eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings ing conditions General operating conditions	55 55 55 55 56 57 58 58
	Elect 6.1	Frical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat 6.3.1 6.3.2	eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings ing conditions General operating conditions VCAP_1/VCAP_2 external capacitors	55 55 55 55 56 56 58 58
	Elect 6.1	Frical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operat 6.3.1 6.3.2 6.3.3	eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings ing conditions General operating conditions VCAP_1/VCAP_2 external capacitors Operating conditions at power-up / power-down (regulator ON)	55 55 55 55 56 58 58 58 60
	Elect 6.1	Frical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat 6.3.1 6.3.2	eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings ing conditions General operating conditions VCAP_1/VCAP_2 external capacitors	55 55 55 55 56 58 58 58 60

		6.3.5	Embedded reset and power control block characteristics	63
		6.3.6	Supply current characteristics	64
		6.3.7	Wake-up time from low-power modes	75
		6.3.8	External clock source characteristics	76
		6.3.9	Internal clock source characteristics	80
		6.3.10	PLL characteristics	81
		6.3.11	PLL spread spectrum clock generation (SSCG) characteristics	84
		6.3.12	Memory characteristics	85
		6.3.13	EMC characteristics	87
		6.3.14	Absolute maximum ratings (electrical sensitivity)	89
		6.3.15	I/O current injection characteristics	90
		6.3.16	I/O port characteristics	91
		6.3.17	NRST pin characteristics	96
		6.3.18	TIM timer characteristics	97
		6.3.19	Communications interfaces	98
		6.3.20	12-bit ADC characteristics	106
		6.3.21	Temperature sensor characteristics	112
		6.3.22	V _{BAT} monitoring characteristics	113
		6.3.23	Embedded reference voltage	113
		6.3.24	SD/SDIO MMC card host interface (SDIO) characteristics	113
		6.3.25	RTC characteristics	115
7	Pack	cage info	ormation	116
	7.1	Device	marking	116
	7.2	WLCSI	P49 package information (A0ZV)	117
	7.3		PN48 package information (A0B9)	
	7.4		4 package information (5W)	
			· · · · · · · · · · · · · · · · · · ·	
	7.5		00 package information (1L)	
	7.6		A100 package information (A0C2)	
	7.7		al characteristics	
		7.7.1	Reference document	132
8	Orde	ering inf	ormation	133
9	Impo	ortant se	ecurity notice	135
10	Ravi	sion his	story	126
10	17641	31011 1113	tory	130

List of tables

Table 1.	Device summary	. 1
Table 2.	STM32F401xD/xE features and peripheral counts	
Table 3.	Regulator ON/OFF and internal power supply supervisor availability	
Table 4.	Timer feature comparison	
Table 5.	Comparison of I2C analog and digital filters	
Table 6.	USART feature comparison	
Table 7.	Legend/abbreviations used in the pinout table	
Table 8.	STM32F401xD/xE pin definitions	
Table 9.	Alternate function mapping	
Table 10.	STM32F401xD/xE	
	register boundary addresses	52
Table 11.	Voltage characteristics	58
Table 12.	Current characteristics	59
Table 13.	Thermal characteristics	59
Table 14.	General operating conditions	60
Table 15.	Features depending on the operating power supply range	61
Table 16.	VCAP_1/VCAP_2 operating conditions	62
Table 17.	Operating conditions at power-up / power-down (regulator ON)	62
Table 18.	Operating conditions at power-up / power-down (regulator OFF)	63
Table 19.	Embedded reset and power control block characteristics	63
Table 20.	Typical and maximum current consumption, code with data processing (ART	
	accelerator disabled) running from SRAM - V _{DD} = 1.7 V	65
Table 21.	Typical and maximum current consumption, code with data processing (ART	
	accelerator disabled) running from SRAM	66
Table 22.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator enabled except prefetch) running from Flash memory- V_{DD} = 1.7 $V_{}$	66
Table 23.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator enabled except prefetch) running from Flash memory - V_{DD} = 3.3 V	67
Table 24.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator disabled) running from Flash memory	67
Table 25.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator enabled with prefetch) running from Flash memory	
Table 26.	Typical and maximum current consumption in Sleep mode	
Table 27.	Typical and maximum current consumptions in Stop mode - V _{DD} =1.8 V	
Table 28.	Typical and maximum current consumption in Stop mode - V _{DD} =3.3 V	
Table 29.	Typical and maximum current consumption in Standby mode - V _{DD} =1.8 V	
Table 30.	Typical and maximum current consumption in Standby mode - V _{DD} =3.3 V	
Table 31.	Typical and maximum current consumptions in V _{BAT} mode	
Table 32.	Switching output I/O current consumption	
Table 33.	Peripheral current consumption	74
Table 34.	Low-power mode wake-up timings(1)	75
Table 35.	High-speed external user clock characteristics.	
Table 36.	Low-speed external user clock characteristics	
Table 37.	HSE 4-26 MHz oscillator characteristics	
Table 38.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	79
Table 39.	HSI oscillator characteristics	
Table 40.	LSI oscillator characteristics	
Table 41.	Main PLL characteristics	ďΊ



Table 42.	PLLI2S (audio PLL) characteristics	82
Table 43.	SSCG parameters constraint	84
Table 44.	Flash memory characteristics	85
Table 45.	Flash memory programming	86
Table 46.	Flash memory programming with V _{PP} voltage	86
Table 47.	Flash memory endurance and data retention	
Table 48.	EMS characteristics for LQFP100 package	88
Table 49.	EMI characteristics for WLCSP49	
Table 50.	EMI characteristics for LQFP100	
Table 51.	ESD absolute maximum ratings	
Table 52.	Electrical sensitivities	
Table 53.	I/O current injection susceptibility	
Table 54.	I/O static characteristics	
Table 55.	Output voltage characteristics	94
Table 56.	I/O AC characteristics	
Table 57.	NRST pin characteristics	
Table 58.	TIMx characteristics	
Table 59.	I ² C characteristics	98
Table 60.	SCL frequency (f _{PCLK1} = 42 MHz, V _{DD} = V _{DD I2C} = 3.3 V)	
Table 61.	SPI dynamic characteristics	100
Table 62.	I ² S dynamic characteristics	
Table 63.	USB OTG FS startup time	
Table 64.	USB OTG FS DC electrical characteristics	
Table 65.	USB OTG FS electrical characteristics	
Table 66.	ADC characteristics	
Table 67.	ADC accuracy at f _{ADC} = 18 MHz	
Table 68.	ADC accuracy at f _{ADC} = 30 MHz	
Table 69.	ADC accuracy at f _{ADC} = 36 MHz	
Table 70.	ADC dynamic accuracy at f _{ADC} = 18 MHz - limited test conditions	
Table 71.	ADC dynamic accuracy at f _{ADC} = 36 MHz - limited test conditions	
Table 72.	Temperature sensor characteristics	
Table 73.	Temperature sensor calibration values	
Table 74.	V _{BAT} monitoring characteristics	
Table 75.	Embedded internal reference voltage	
Table 76.	Internal reference voltage calibration values	
Table 77.	Dynamic characteristics: SD / MMC characteristics	
Table 78.	RTC characteristics	
Table 79.	WLCSP49 - Mechanical data	
Table 80.	WLCSP49 - Example of PCB design rules (0.4 mm pitch)	119
Table 81.	UFQFPN48 – Mechanical data	
Table 82.	LQFP64 - Mechanical data	124
Table 83.	LQFP100 - Mechanical data	127
Table 84.	UFBGA100 - Mechanical data	
Table 85.	UFBGA100 - Example of PCB design rules (0.5 mm pitch BGA)	131
Table 86.	Package thermal characteristics	
Table 87.	Ordering information scheme	
Table 88.	Device order codes	
Tahla 80	Document revision history	136



List of figures

Figure 1.	Compatible board design for LQFP100 package	. 12
Figure 2.	Compatible board design for LQFP64 package	. 13
Figure 3.	STM32F401xD/xE block diagram	. 14
Figure 4.	Multi-AHB matrix	
Figure 5.	Power supply supervisor interconnection with internal reset OFF	. 20
Figure 6.	PDR_ON control with internal reset OFF	. 21
Figure 7.	Regulator OFF	. 23
Figure 8.	Startup in regulator OFF: slow V _{DD} slope -	
	power-down reset risen after V _{CAP 1} /V _{CAP 2} stabilization	. 24
Figure 9.	Startup in regulator OFF mode: fast V _{DD} slope -	
	power-down reset risen before V _{CAP 1} /V _{CAP 2} stabilization	. 24
Figure 10.	STM32F401xD/xE WLCSP49 pinout	. 33
Figure 11.	STM32F401xD/xE UFQFPN48 pinout	. 34
Figure 12.	STM32F401xD/xE LQFP64 pinout	. 35
Figure 13.	STM32F401xD/xE LQFP100 pinout	. 36
Figure 14.	STM32F401xD/xE UFBGA100 pinout	. 37
Figure 15.	Memory map	
Figure 16.	Pin loading conditions	. 55
Figure 17.	Input voltage measurement	. 56
Figure 18.	Power supply scheme	. 57
Figure 19.	Current consumption measurement scheme	. 58
Figure 20.	External capacitor C _{EXT}	. 62
Figure 21.	Typical V _{BAT} current consumption (LSE and RTC ON)	. 71
Figure 22.	High-speed external clock source AC timing diagram	. 77
Figure 23.	Low-speed external clock source AC timing diagram	. 78
Figure 24.	Typical application with an 8 MHz crystal	. 79
Figure 25.	Typical application with a 32.768 kHz crystal	. 80
Figure 26.	ACC _{HSI} versus temperature	. 80
Figure 27.	ACC _{LSI} versus temperature	. 81
Figure 28.	PLL output clock waveforms in center spread mode	. 85
Figure 29.	PLL output clock waveforms in down spread mode	. 85
Figure 30.	FT I/O input characteristics	. 93
Figure 31.	I/O AC characteristics definition	. 96
Figure 32.	Recommended NRST pin protection	. 97
Figure 33.	I ² C bus AC waveforms and measurement circuit	. 99
Figure 34.	SPI timing diagram - slave mode and CPHA = 0	101
Figure 35.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	101
Figure 36.	SPI timing diagram - master mode ⁽¹⁾	102
Figure 37.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	104
Figure 38.	SPI timing diagram - master mode ⁽¹⁾	104
Figure 39.	USB OTG FS timings: definition of data signal rise and fall time	106
Figure 40.	ADC accuracy characteristics	110
Figure 41.	Typical connection diagram when using the ADC with FT/TT pins featuring analog switch	า
function	110	
Figure 42.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	111
Figure 43.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})	
Figure 44.	SDIO high-speed mode	
Figure 45.	SD default mode	



STM32F401xD STM32F401xE

Figure 46.	WLCSP49 - Outline	. 117
Figure 47.	WLCSP49 - Footprint example	. 118
Figure 48.	WLCSP49 marking(package top view)	. 119
Figure 49.	UFQFPN48 – Outline	. 120
Figure 50.	UFQFPN48 – Footprint example	. 121
	UFQFPN48 marking example (package top view)	
Figure 52.	LQFP64 - Outline ⁽¹⁵⁾	. 123
	LQFP64 - Footprint example	
Figure 54.	LQFP100 - Outline ⁽¹⁵⁾	. 126
Figure 55.	LQFP100 - Footprint example	
Figure 56.	UFBGA100 - Outline ⁽¹³⁾	. 129
Figure 57.	UFBGA100 - Footprint example	. 131



1 Introduction

This document provides the ordering information and mechanical device characteristics of the STM32F401xD/xE microcontrollers.

This document has to be read with RM0368 reference manual, which is available from the STMicroelectronics website *www.st.com*. It includes all information concerning flash memory programming.

For information on the $Arm^{\mathbb{R}(a)}$ Cortex $^{\mathbb{R}}$ -M4 core,refer to the Cortex $^{\mathbb{R}}$ -M4 programming manual (PM0214) available from *www.st.com*.

For information on the device errata with respect to the datasheet and reference manual, refer to the STM32F401xD and STM32F401xE errata sheet (ES0299), available from www.st.com.



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



DS10086 Rev 4 9/138

2 Description

The STM32F401xD/xE devices are based on the high-performance Arm[®] Cortex[®]-M4 32-bit RISC core operating at a frequency of up to 84 MHz.

The Cortex[®]-M4 core features a floating-point unit (FPU) single precision, which supports all Arm single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU), which enhances application security.

The STM32F401xD/xE incorporate high-speed embedded memories (512 Kbytes of flash memory, 96 Kbytes of SRAM), and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

All devices offer one 12-bit ADC, a low-power RTC, six general-purpose 16-bit timers including one PWM timer for motor control, two general-purpose 32-bit timers. They also feature standard and advanced communication interfaces.

- Up to three I²Cs
- Up to four SPIs
- Two full duplex I²Ss. To achieve audio class accuracy, the I²S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Three USARTs
- SDIO interface
- USB 2.0 OTG full speed interface

The STM32F401xD/xE operate in the - 40 to + 105 °C temperature range from a 1.7 (PDR OFF) to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

These features make the STM32F401xD/xE microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances
- Mobile phone sensor hub

Table 2. STM32F401xD/xE features and peripheral counts

Peripherals		STM32F401xD	STM32F401xE		
Flash memory in Kbytes		384	512		
SRAM in Kbytes	System	96			
Timers	General- purpose	7			
	Advanced- control		1		

Table 2. STM32F401xD/xE features and peripheral counts (continued)

Peripherals		S	STM32F401xD			STM32F401xE			
	SPI/ I ² S	3/2 (full o	3/2 (full duplex)		3/2 (full duplex)		4/2 (full duplex)		
Communication interfaces	I ² C				3				
interfaces	USART		3						
	SDIO	-		1	-		1		
USB OTG FS	<u>.</u>		1						
GPIOs		36	50	81	36	50	81		
12-bit ADC			1						
Number of channe	els	10	10 16		10	16			
Maximum CPU fre	quency		84 MHz						
Operating voltage			1.7 to 3.6 V						
Operating tempera	aturaa	1	Ambient temperatures: -40 to +85 °C/-40 to +105 °C						
Operating temperatures			Junction temperature: –40 to + 125 °C						
Package		WLCSP49 UFQFPN48	LQFP64	UFBGA100 LQFP100	WLCSP49 UFQFPN48	LQFP64	UFBGA100 LQFP100		

2.1 Compatibility with STM32F4 series

The STM32F401xD/xE are fully software and feature compatible with the STM32F4 series (STM32F42x, STM32F43x, STM32F41x, STM32F405 and STM32F407)

The STM32F401xD/xE can be used as a drop-in replacement of the other STM32F4 products but some slight changes have to be done on the PCB board.

STM32F4x1 STM32F405/STM32F415 line STM32F407/STM32F417 line 58 □ PD11 STM32F427/STM32F437 line 57 🗖 PD10 56 | PD9 55 | PD8 54 | PB15 53 | PB14 STM32F429/STM32F439 line PB11 not available anymore Replaced by V_{CAP1} 52 PB13 51 PB12 PE10 C 41 PE11 C 42 PE13 C 44 PE14 C 45 PE15 C 45 PE15 C 45 VCAP1 C 45 VSS C 49 VDD C 60 PE10 C PE11 C PE13 C PE14 C PE15 C PB10 C VCAP1 VSS VDD MS31467V2

Figure 1. Compatible board design for LQFP100 package

4




Figure 2. Compatible board design for LQFP64 package




Figure 3. STM32F401xD/xE block diagram

47/

The timers connected to APB2 are clocked from TIMxCLK up to 84 MHz, while the timers connected to APB1 are clocked from TIMxCLK up to 42 MHz.

3 Functional overview

3.1 Arm[®] Cortex[®]-M4 with FPU core with embedded flash memory and SRAM

The Arm[®] Cortex[®]-M4 with FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm[®] Cortex[®]-M4 with FPU 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an Arm core in the memory size usually associated with 8- and 16-bit devices. The processor supports a set of DSP instructions, which allow efficient signal processing and complex algorithm execution. Its single precision FPU (floating-point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

The STM32F401xD/xE devices are compatible with all Arm tools and software.

Figure 3 shows the general block diagram of the STM32F401xD/xE.

Note: Cortex[®]-M4 with FPU is binary compatible with Cortex[®]-M3.

3.2 Adaptive real-time memory accelerator (ART Accelerator)

The ART Accelerator is a memory accelerator, which is optimized for STM32 industry-standard Arm[®] Cortex[®]-M4 with FPU processors. It balances the inherent performance advantage of the Arm[®] Cortex[®]-M4 with FPU over flash memory technologies, which normally requires the processor to wait for the flash memory at higher frequencies.

To release the processor full 105 DMIPS performance at this frequency, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 128-bit flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART Accelerator is equivalent to 0 wait state program execution from flash memory at a CPU frequency up to 84 MHz.

3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to eight protected areas that can in turn be divided up into eight subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

47/

DS10086 Rev 4 15/138

3.4 Embedded flash memory

The devices embed 512 Kbytes of flash memory available for storing programs and data, plus 512 bytes of OTP memory organized in 16 blocks which can be independently locked.

3.5 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.6 Embedded SRAM

All devices embed:

 96 Kbytes of system SRAM, which can be accessed (read/write) at CPU clock speed with 0 wait states

3.7 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs) and the slaves (flash memory, RAM, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.




Figure 4. Multi-AHB matrix

3.8 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory, and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- SPI and I²S
- I²C
- USART
- General-purpose, basic and advanced-control timers TIMx
- SD/SDIO/MMC host interface
- ADC

3.9 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 62 maskable interrupt channels plus the 16 interrupt lines of the Cortex[®]-M4 with FPU.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

3.10 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 21 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 81 GPIOs can be connected to the 16 external interrupt lines.

3.11 Clocks and startup

On reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy at 25 °C. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 84 MHz. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 84 MHz while the maximum frequency of the high-speed APB domains is 84 MHz. The maximum allowed frequency of the low-speed APB domain is 42 MHz.

The devices embed a dedicated PLL (PLLI2S), which allows to achieve audio class performance. In this case, the I²S master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

3.12 Boot modes

At startup, boot pins are used to select one out of three boot options:

- Boot from user flash memory
- Boot from system memory
- Boot from embedded SRAM

The bootloader is located in system memory. It is used to reprogram the flash memory by using either USART1(PA9/10), USART2(PD5/6), USB OTG FS in device mode (PA11/12) through DFU (device firmware upgrade), I2C1(PB6/7), I2C2(PB10/3), I2C3(PA8/PB4), SPI1(PA4/5/6/7), SPI2(PB12/13/14/15) or SPI3(PA15, PC10/11/12).

For more detailed information on the bootloader, refer to Application Note: AN2606, STM32 microcontroller system memory boot mode.

3.13 Power supply schemes

- V_{DD} = 1.7 to 3.6 V: external power supply for I/Os with the internal supervisor (POR/PDR) disabled, provided externally through V_{DD} pins. Requires the use of an external power supply supervisor connected to the VDD and PDR_ON pins.
- V_{DD} = 1.8 to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 1.7 to 3.6 V: external analog power supplies for ADC, Reset blocks, RCs, and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively, with decoupling technique.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

Refer to Figure 18: Power supply scheme for more details.

3.14 Power supply supervisor

3.14.1 Internal reset ON

This feature is available for V_{DD} operating voltage range 1.8 V to 3.6 V.

The internal power supply supervisor is enabled by holding PDR_ON high.

The devices have an integrated power-on reset (POR) / power-down reset (PDR) circuitry coupled with a brownout reset (BOR) circuitry. At power-on, POR is always active, and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently. Three BOR thresholds are available through option bytes.

The devices remain in reset mode when V_{DD} is below a specified threshold, VPOR/PDR, or V_{BOR} , without the need for an external reset circuit.

The devices also feature an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.14.2 Internal reset OFF

This feature is available only on packages featuring the PDR_ON pin. The internal power-on reset (POR) / power-down reset (PDR) circuitry is disabled by setting the PDR_ON pin to low.

An external power supply supervisor has to monitor V_{DD} and keep the device in reset mode as long as V_{DD} is below a specified threshold. Connect PDR_ON to this external power supply supervisor. Refer to *Figure 5*.




Figure 5. Power supply supervisor interconnection with internal reset OFF⁽¹⁾

1. The PRD_ON pin is only available on the WLCSP49 and UFBGA100 packages.

47/

The V_{DD} specified threshold, below which the device must be maintained under reset, is 1.7 V (see *Figure 6*).

A comprehensive set of power-saving mode allows to design low-power applications.

When the internal reset is OFF, the following integrated features are no longer supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled.
- The brownout reset (BOR) circuitry must be disabled.
- The embedded programmable voltage detector (PVD) is disabled.
- V_{BAT} functionality is no more available and the VBAT pin should be connected to V_{DD}.




Figure 6. PDR_ON control with internal reset OFF

3.15 Voltage regulator

The regulator has four operating modes:

- Regulator ON
 - Main regulator mode (MR)
 - Low power regulator (LPR)
 - Power-down
- Regulator OFF

3.15.1 Regulator ON

On packages embedding the BYPASS_REG pin, the regulator is enabled by holding BYPASS_REG low. On all other packages, the regulator is always enabled.

There are three power modes configured by software when the regulator is ON:

- MR is used in the nominal regulation mode (With different voltage scaling in Run)
 In Main regulator mode (MR mode), different voltage scaling are provided to reach the best compromise between maximum frequency and dynamic power consumption.
- LPR is used in the Stop modes
 - The LP regulator mode is configured by software when entering Stop mode.
- Power-down is used in Standby mode.

The Power-down mode is activated only when entering in Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost.

Depending on the package, one or two external ceramic capacitors should be connected on the V_{CAP_1} and V_{CAP_2} pins. The V_{CAP_2} pin is only available for the LQFP100 and UFBGA100 packages.

All packages have the regulator ON feature.

3.15.2 Regulator OFF

The Regulator OFF is available only on the UFBGA100, which features the BYPASS_REG pin. The regulator is disabled by holding BYPASS_REG high. The regulator OFF mode allows to supply externally a V12 voltage source through V_{CAP-1} and V_{CAP-2} pins.

Since the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. Refer to *Table 14: General operating conditions*.

The two 2.2 μ F V_{CAP} ceramic capacitors should be replaced by two 100 nF decoupling capacitors. Refer to *Figure 18: Power supply scheme*.

When the regulator is OFF, there is no more internal monitoring on V12. An external power supply supervisor should be used to monitor the V12 of the logic power domain. PA0 pin should be used for this purpose, and act as a power-on reset on the V12 power domain.

In regulator OFF mode, the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset a part of the V12 logic power domain, which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or prereset is required.

External V_{CAP_1/2} power supply supervisor Ext. reset controller active when V_{CAP_1/2} < Min V₁₂

PAO NRST

V_{DD}

BYPASS_REG

V_{CAP_1}

V_{CAP_2}

ai18498V3

Figure 7. Regulator OFF

The following conditions must be respected:

- V_{DD} should always be higher than V_{CAP_1} and V_{CAP_2} to avoid current injection between power domains.
- If the time for V_{CAP_1} and V_{CAP_2} to reach V₁₂ minimum value is faster than the time for V_{DD} to reach 1.7 V, then PA0 should be kept low to cover both conditions: until V_{CAP_1} and V_{CAP_2} reach V₁₂ minimum value and until V_{DD} reaches 1.7 V (see *Figure 8*).
- Otherwise, if the time for V_{CAP_1} and V_{CAP_2} to reach the V₁₂ minimum value is slower than the time for V_{DD} to reach 1.7 V, then PA0 could be asserted low externally (see Figure 9).
- If V_{CAP_1} and V_{CAP_2} go below V₁₂ minimum value and V_{DD} is higher than 1.7 V, then a
 reset must be asserted on PA0 pin.

Note: The minimum value of V_{12} depends on the maximum frequency targeted in the application

24/138




Figure 8. Startup in regulator OFF: slow V_{DD} slope - power-down reset risen after V_{CAP-1}/V_{CAP-2} stabilization

1. This figure is valid whatever the internal reset mode (ON or OFF).




Figure 9. Startup in regulator OFF mode: fast V_{DD} slope -power-down reset risen before $V_{CAP\ 1}/V_{CAP\ 2}$ stabilization

1. This figure is valid whatever the internal reset mode (ON or OFF).

DS10086 Rev 4

3.15.3 Regulator ON/OFF and internal power supply supervisor availability

	inner of regulator of the rest and management period outperformer and management							
Package	Regulator ON Regulator OFF		Power supply supervisor ON	Power supply supervisor OFF				
UFQFPN48	Yes	No	Yes	No				
WLCSP49 Yes		No	Yes PDR_ON set to VDD	Yes PDR_ON external control ⁽¹⁾				
LQFP64 Yes		No	Yes	No				
LQFP100	Yes	No	Yes	No				
UFBGA100	Yes BYPASS_REG set to VSS	Yes BYPASS_REG set to VDD	Yes PDR_ON set to VDD	Yes PDR_ON external control (1)				

Table 3. Regulator ON/OFF and internal power supply supervisor availability

3.16 Real-time clock (RTC) and backup registers

The backup domain includes:

- The real-time clock (RTC)
- 20 backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the second, minute, hour (in 12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28th, 29th (leap year), 30th, and 31st day of the month are performed automatically. The RTC features a reference clock detection, a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision. The RTC provides a programmable alarm and programmable periodic interrupts with wake-up from Stop and Standby modes. The subseconds value is also available in binary format.

It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC has a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation.

Two alarm registers are used to generate an alarm at a specific time and calendar fields can be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit programmable binary autoreload downcounter with programmable resolution is available and allows automatic wake-up and periodic alarms from every 120 µs to every 36 hours.

A 20-bit prescaler is used for the time base clock. It is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

The backup registers are 32-bit registers used to store 80 bytes of user application data when V_{DD} power is not present. Backup registers are not reset by a system, a power reset, or when the device wakes up from the Standby mode (see Section 3.17).

Additional 32-bit registers contain the programmable alarm subseconds, seconds, minutes, hours, day, and date.

The RTC and backup registers are supplied through a switch that is powered either from the V_{DD} supply when present or from the V_{BAT} pin.



^{1.} Refer to Section 3.14: Power supply supervisor

3.17 Low-power modes

The devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wake-up sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The devices can be woken up from the Stop mode by any of the EXTI lines (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm/ wake-up/ tamper/ time stamp events).

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, the SRAM and register contents are lost except for registers in the backup domain when selected.

The devices exit the Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm/ wake-up/ tamper/time stamp event occurs.

Standby mode is not supported when the embedded voltage regulator is bypassed and the 1.2 V domain is controlled by an external power.

3.18 V_{BAT} operation

The VBAT pin allows to power the device V_{BAT} domain from an external battery, an external super-capacitor, or from V_{DD} when no external battery and an external super-capacitor are present.

V_{BAT} operation is activated when V_{DD} is not present.

The VBAT pin supplies the RTC and the backup registers.

Note:

When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events do not exit it from V_{BAT} operation. When PDR_ON pin is not connected to V_{DD} (internal Reset OFF), the V_{BAT} functionality is no more available and VBAT pin should be connected to V_{DD} .

3.19 Timers and watchdogs

The devices embed one advanced-control timer, seven general-purpose timers, and two watchdog timers.

All timer counters can be frozen in debug mode.

Table 4 compares the features of the advanced-control and general-purpose timers.

47/

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary output	Max. interface clock (MHz)	Max. timer clock (MHz)
Advanced -control	TIM1	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	84	84
General purpose	TIM2, TIM5	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	42	84
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	42	84
	TIM9	16-bit	Up	Any integer between 1 and 65536	No	2	No	84	84
	TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No	84	84

Table 4. Timer feature comparison

3.19.1 Advanced-control timers (TIM1)

The advanced-control timer (TIM1) can be seen as three-phase PWM generators multiplexed on four independent channels. It has complementary PWM outputs with programmable inserted dead times. It can also be considered as a complete general-purpose timer. Its four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as a standard 16-bit timers, it has the same features as the general-purpose TIMx timers. If configured as a 16-bit PWM generator, it has full modulation capability (0-100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

TIM1 supports independent DMA request generation.

3.19.2 General-purpose timers (TIMx)

There are seven synchronizable general-purpose timers embedded in the STM32F401xD/xE (see *Table 4* for differences).

TIM2, TIM3, TIM4, TIM5

The STM32F401xD/xE devices are 4 full-featured general-purpose timers: TIM2, TIM5, TIM3, and TIM4. The TIM2 and TIM5 timers are based on a 32-bit autoreload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit autoreload up/downcounter and a 16-bit prescaler. They all feature four independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 15 input capture/output compare/PWMs.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

TIM9, TIM10, and TIM11

These timers are based on a 16-bit autoreload upcounter and a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

3.19.3 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

3.19.4 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.19.5 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source.

3.20 Inter-integrated circuit interface (I²C)

Up to three I²C bus interfaces can operate in multicontroller and target modes. They can support the standard (up to 100 kHz) and fast (up to 400 kHz) modes. The I2C bus frequency can be increased up to 1 MHz. For more details about the complete solution, please contact your local ST sales representative. They also support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as target). A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

The devices also include programmable analog and digital noise filters (see *Table 5*).

- Analog filter Digital filter

Pulse width of suppressed spikes ≥ 50 ns Programmable length from 1 to 15 I2C peripheral clocks

Table 5. Comparison of I2C analog and digital filters

3.21 Universal synchronous/asynchronous receiver transmitters (USART)

The devices embed three universal synchronous/asynchronous receiver transmitters (USART1, USART2, and USART6).

These three interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART1 and USART6 interfaces are able to communicate at speeds of up to 10.5 Mbit/s. The USART2 interface communicates at up to 5.25 bit/s.

USART1 and USART2 also provide hardware management of the CTS and RTS signals, smartcard mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller.

USART name	Standard features	Modem (RTS/CTS)	LIN	SPI master	irDA	Smartcard (ISO 7816)	Max. baud rate in Mbit/s (oversampling by 16)	Max. baud rate in Mbit/s (oversampling by 8)	APB mapping
USART1	х	Х	Х	Х	Х	Х	5.25	10.5	APB2 (max. 84 MHz)
USART2	х	Х	Х	Х	Х	Х	2.62	5.25	APB1 (max. 42 MHz)
USART6	х	N.A	х	Х	Х	Х	5.25	10.5	APB2 (max. 84 MHz)

Table 6. USART feature comparison

3.22 Serial peripheral interface (SPI)

The devices feature up to four SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1 and SPI4 can communicate at up to 42 Mbit/s, SPI2 and SPI3 can communicate at up to 21 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes. All SPIs can be served by the DMA controller.

The SPI interface can be configured to operate in TI mode for communications in master mode and slave mode.

3.23 Inter-integrated sound (I²S)

can be operated in master or slave mode, in full duplex and simplex communication modes and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I²S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I²Sx can be served by the DMA controller.

3.24 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio I²S application, making it possible to achieve error-free I²S sampling clock accuracy without compromising on the CPU performance.

The PLLI2S configuration can be modified to manage an I²S sample rate change without disabling the main PLL (PLL) used for the CPU.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 kHz to 192 kHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the I2S flow with an external PLL (or Codec output).

3.25 Secure digital input/output interface (SDIO)

An SD/SDIO/MMC host interface is available that supports MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 48 MHz, and is compliant with the SD memory card specification version 2.0.

The SDIO Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

In addition to SD/SDIO/MMC, this interface is fully compliant with the CE-ATA digital protocol Rev1.1.

3.26 Universal serial bus on-the-go full-speed (OTG_FS)

The devices embed a USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator. The major features are:

- Combined Rx and Tx FIFO size of 320 × 35 bits with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 4 bidirectional endpoints
- 8 host channels with periodic OUT support
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

3.27 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O configuration can be locked if needed by following a specific sequence to avoid spurious writing to the I/Os registers.

Fast I/O handling allowing maximum I/O toggling up to 84 MHz.

3.28 Analog-to-digital converter (ADC)

One 12-bit analog-to-digital converter is embedded and shares up to 16 external channels, performing conversions in the single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of the TIM1, TIM2, TIM3, TIM4, or TIM5 timer.

3.29 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the ADC_IN16 input channel, which is used to convert the sensor output voltage into a digital value. Refer to the reference manual for additional information.

As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

3.30 Serial wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of the five reuse as GPIO with the alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.31 Embedded Trace Macrocell™

The Arm Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F401xD/xE through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using any high-speed channel available. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.

4 Pinouts and pin description

Figure 10. STM32F401xD/xE WLCSP49 pinout

						-	
	1	2	3	4	5	6	7
Α	(PA14)	PA15	(PB3)	(PB4)	воото	vss	(VDD)
В	vss	VDD	PA13	(PB5)	(PB8)	PDR	(VBAT)
С	(PA11)	(PA10)	(PA12)	(PB6)	(PB9)	PC15 OSC32 DU	FOSC32 IN
D	(PA8)	PA9	(VSS)	(PB7)	PC13	PH1- 09C_0UT	PHO-
Е	(PB15)	PB12	(PB10)	(PA3)	PA2	VSSA VREF-	(NRS)
F	(PB14)	VDD	(PA7)	PA6	PA5	(PA0)	VDDA VREF+
G	(PB13)	VCAP 1	PB2	(PB1)	(PB0)	PA4	(PA1)

1. The above figure shows the package top view.




Figure 11. STM32F401xD/xE UFQFPN48 pinout

1. The above figure shows the package top view.

4




Figure 12. STM32F401xD/xE LQFP64 pinout

1. The above figure shows the package top view.




Figure 13. STM32F401xD/xE LQFP100 pinout

1. The above figure shows the package top view.

4

Figure 14. STM32F401xD/xE UFBGA100 pinout

		•	igure	14. 01	101021	- IXB//		<u> </u>	o piiic	, u.		
	1	2	3	4	5	6	7	8	9	10	11	12
А	(PE3)	(PE1)	PB8	B0010	(PD7)	PD5	 PB4	(РВЗ)	PA15)	PA14	PA13	(PA12)
В	PE4	(PE2)	(PB9)	PB7	PB6	PD6	PD4	PD3	(PD1)	C12	PC10	(PA11)
С	C13 NTI TA	AMP PE5	PE0	VDD	(PB5)		 	PD2	(PD0)	C11	VCAP 2	PA10
D	FC14 OSC32_II	N (PE6)	VSS							PA9	PA8	PC9
E	C15 OSC32_	OUT	BYPAS	S_REG			 			PC8	PC7	PC6
F	PHO SC N	_									VSS	vss
G	PH1 OSC O	UT (VDD)									(VDD)	(VDD)
н	PCO	NRS	PDR	N .			 			(D15)	PD14	PD13
J	VSSA	PC1	PC2							PD12	(D11)	(PD10)
К	VREIT-	PC3	PA2	PA5	PC4		 	PD9	(PB11)	PB15	PB14	(PB13)
L	VREP+	PA0 WKUP	(PA3)	PA6	PC5	(PB2)	PE8	PE10	PE12	PB10	(VCAP)	(PB12)
М	(VDDA)	PA1	PA4	PA7	(PB0)	(PB1)	PE7	PE9	PE11	PE13	PE14	PE19

1. This figure shows the package top view

47/

DS10086 Rev 4

Table 7. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition						
Pin name		specified in brackets below the pin name, the pin function during and after as the actual pin name						
	S	Supply pin						
Pin type	I	Input only pin						
	I/O	Input/ output pin						
	FT	5 V tolerant I/O						
I/O structure	В	Dedicated BOOT0 pin						
i/O structure	NRST	Bidirectional reset pin with embedded weak pull-up resistor						
Notes	Unless otherwise	specified by a note, all I/Os are set as floating inputs during and after reset						
Alternate functions	Functions selected through GPIOx_AFR registers							
Additional functions	Functions directly	selected/enabled through peripheral registers						

Table 8. STM32F401xD/xE pin definitions

	Pin	Nur	nber				re			
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	1	B2	PE2	I/O	FT	-	SPI4_SCK, TRACECLK, EVENTOUT	-
-	-	-	2	A1	PE3	I/O	FT	-	TRACEDO, EVENTOUT	-
-	1	-	3	B1	PE4	I/O	FT	-	SPI4_NSS, TRACED1, EVENTOUT	-
-	-	-	4	C2	PE5	I/O	FT	-	SPI4_MISO, TIM9_CH1, TRACED2, EVENTOUT	-
-	-	-	5	D2	PE6	I/O	FT	-	SPI4_MOSI, TIM9_CH2, TRACED3, EVENTOUT	-
-	-	-	-	D3	VSS	S	-	-	-	-
-	-	-	-	C4	VDD	S	-	-	-	-
1	В7	1	6	E2	VBAT	S	-	-	-	-
2	D5	2	7	C1	PC13	I/O	FT	(2) (3)	EVENTOUT,	RTC_TAMP1, RTC_OUT, RTC_TS

Table 8. STM32F401xD/xE pin definitions (continued)

Pin Number						ø	-	,		
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
3	C7	3	8	D1	PC14- OSC32_IN (PC14)	I/O	FT	(2) (3) (4)	EVENTOUT	OSC32_IN
4	C6	4	9	E1	PC15- OSC32_OUT (PC15)	I/O	FT	(2) (3) (4)	EVENTOUT	OSC32_OUT
-	-	-	10	F2	VSS	S	-	-	-	-
-	-	-	11	G2	VDD	S	-	-	-	-
5	D7	5	12	F1	PH0-OSC_IN (PH0)	I/O	FT	(4)	EVENTOUT	OSC_IN
6	D6	6	13	G1	PH1- OSC_OUT (PH1)	I/O	FT	(4)	EVENTOUT	OSC_OUT
7	E7	7	14	H2	NRST	I/O	FT	-	EVENTOUT	-
-	-	8	15	H1	PC0	I/O	FT	-	EVENTOUT	ADC1_IN10
-	-	9	16	J2	PC1	I/O	FT	-	EVENTOUT	ADC1_IN11
-	-	10	17	J3	PC2	I/O	FT	-	SPI2_MISO, I2S2ext_SD, EVENTOUT	ADC1_IN12
-	-	11	18	K2	PC3	I/O	FT	-	SPI2_MOSI/I2S2_SD, EVENTOUT	ADC1_IN13
-	-	-	19	-	VDD	S	-	-	-	-
8	E6	12	20	ı	VSSA/VREF-	S	-	-	-	-
-	-	-	-	J1	VSSA	S	-	-	-	-
-	-	-	ı	K1	VREF-	S	-	-	-	-
9	1	13	ı	ı	VDDA/VREF+	Ø	-	-	-	-
-	-	-	21	L1	VREF+	S	-	-	-	-
-	F7	ı	22	M1	VDDA	S	-	-	-	-
10	F6	14	23	L2	PA0	I/O	FT	(5)	USART2_CTS, TIM2_CH1/TIM2_ETR, TIM5_CH1, EVENTOUT	ADC1_IN0, WKUP
11	G7	15	24	M2	PA1	I/O	FT	-	USART2_RTS, TIM2_CH2, TIM5_CH2, EVENTOUT	ADC1_IN1
12	E5	16	25	K3	PA2	I/O	FT	-	USART2_TX, TIM2_CH3, TIM5_CH3, TIM9_CH1, EVENTOUT	ADC1_IN2

Table 8. STM32F401xD/xE pin definitions (continued)

	Pin Number							P	definitions (continued)	
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
13	E4	17	26	L3	PA3	I/O	FT	-	USART2_RX, TIM2_CH4, TIM5_CH4, TIM9_CH2, EVENTOUT	ADC1_IN3
-	-	18	27	-	VSS	S	-	-	-	-
-	-	19	28	-	VDD	S	-	-	-	-
-	-	1	1	E3	BYPASS_ REG	I	FT	ı	-	-
14	G6	20	29	МЗ	PA4	I/O	FT	-	SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_CK, EVENTOUT	ADC1_IN4
15	F5	21	30	K4	PA5	I/O	FT	-	SPI1_SCK, TIM2_CH1/TIM2_ETR, EVENTOUT	ADC1_IN5
16	F4	22	31	L4	PA6	I/O	FT	-	SPI1_MISO, TIM1_BKIN, TIM3_CH1, EVENTOUT	ADC1_IN6
17	F3	23	32	M4	PA7	I/O	FT	-	SPI1_MOSI, TIM1_CH1N, TIM3_CH2, EVENTOUT	ADC1_IN7
-	-	24	33	K5	PC4	I/O	FT	-	EVENTOUT	ADC1_IN14
-	-	25	34	L5	PC5	I/O	FT	-	EVENTOUT	ADC1_IN15
18	G5	26	35	M5	PB0	I/O	FT	-	TIM1_CH2N, TIM3_CH3, EVENTOUT	ADC1_IN8
19	G4	27	36	M6	PB1	I/O	FT	-	TIM1_CH3N, TIM3_CH4, EVENTOUT	ADC1_IN9
20	G3	28	37	L6	PB2	1/0	FT	ı	EVENTOUT	BOOT1
-	1	1	38	M7	PE7	I/O	FT	ı	TIM1_ETR, EVENTOUT	-
-	1	1	39	L7	PE8	I/O	FT	-	TIM1_CH1N, EVENTOUT	-
-	-	ı	40	M8	PE9	I/O	FT	ı	TIM1_CH1, EVENTOUT	-
-	-	1	41	L8	PE10	I/O	FT	-	TIM1_CH2N, EVENTOUT	-
-	-	1	42	M9	PE11	I/O	FT	ı	SPI4_NSS, TIM1_CH2, EVENTOUT	-
-	-	-	43	L9	PE12	I/O	FT	-	SPI4_SCK, TIM1_CH3N, EVENTOUT	-
-	-	-	44	M10	PE13	I/O	FT	-	SPI4_MISO, TIM1_CH3, EVENTOUT	-

Table 8. STM32F401xD/xE pin definitions (continued)

	Pin	Nur	nber				e			
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	45	M11	PE14	I/O	FT	-	SPI4_MOSI, TIM1_CH4, EVENTOUT	-
-	-	-	46	M12	PE15	I/O	FT	-	TIM1_BKIN, EVENTOUT	-
21	E3	29	47	L10	PB10	I/O	FT	-	SPI2_SCK/I2S2_CK, I2C2_SCL, TIM2_CH3, EVENTOUT	-
-	-	-	-	K9	PB11	I/O	FT	-	TIM2_CH4, I2C2_SDA, EVENTOUT	-
22	G2	30	48	L11	VCAP_1	S	-	-	-	-
23	D3	31	49	F12	VSS	S	-	-	-	-
24	F2	32	50	G12	VDD	S	-	-	-	-
25	E2	33	51	L12	PB12	I/O	FT	-	SPI2_NSS/I2S2_WS, I2C2_SMBA, TIM1_BKIN, EVENTOUT	-
26	G1	34	52	K12	PB13	I/O	FT	-	SPI2_SCK/I2S2_CK, TIM1_CH1N, EVENTOUT	-
27	F1	35	53	K11	PB14	I/O	FT	-	SPI2_MISO, I2S2ext_SD, TIM1_CH2N, EVENTOUT	-
28	E1	36	54	K10	PB15	I/O	FT	-	SPI2_MOSI/I2S2_SD, TIM1_CH3N, EVENTOUT	RTC_REFIN
_	-	-	55	-	PD8	I/O	FT	-	EVENTOUT	-
-	-	-	56	K8	PD9	I/O	FT	-	EVENTOUT	-
-	-	-	57	J12	PD10	I/O	FT	-	EVENTOUT	-
-	-	-	58	J11	PD11	I/O	FT	-	EVENTOUT	-
-	-	-	59	J10	PD12	I/O	FT	-	TIM4_CH1, EVENTOUT	-
_	-	-	60	H12	PD13	I/O	FT	-	TIM4_CH2, EVENTOUT	-
_	-	-	61	H11	PD14	I/O	FT	-	TIM4_CH3, EVENTOUT	-
-	_	-	62	H10	PD15	I/O	FT	-	TIM4_CH4, EVENTOUT	-
-	-	37	63	E12	PC6	I/O	FT	-	I2S2_MCK, USART6_TX, TIM3_CH1, SDIO_D6, EVENTOUT	-
-	-	38	64	E11	PC7	I/O	FT	-	I2S3_MCK, USART6_RX, TIM3_CH2, SDIO_D7, EVENTOUT	-

Table 8. STM32F401xD/xE pin definitions (continued)

	Pin Number							•	deminions (continued)	
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	39	65	E10	PC8	I/O	FT	-	USART6_CK, TIM3_CH3, SDIO_D0, EVENTOUT	-
-	1	40	66	D12	PC9	I/O	FT	-	I2S_CKIN, I2C3_SDA, TIM3_CH4, SDIO_D1, MCO_2, EVENTOUT	-
29	D1	41	67	D11	PA8	I/O	FT	-	I2C3_SCL, USART1_CK, TIM1_CH1, OTG_FS_SOF, MCO_1, EVENTOUT	-
30	D2	42	68	D10	PA9	I/O	FT	-	I2C3_SMBA, USART1_TX, TIM1_CH2, EVENTOUT	OTG_FS_VBUS
31	C2	43	69	C12	PA10	I/O	FT	-	USART1_RX, TIM1_CH3, OTG_FS_ID, EVENTOUT	-
32	C1	44	70	B12	PA11	I/O	FT	-	USART1_CTS, USART6_TX, TIM1_CH4, OTG_FS_DM, EVENTOUT	-
33	СЗ	45	71	A12	PA12	I/O	FT	-	USART1_RTS, USART6_RX, TIM1_ETR, OTG_FS_DP, EVENTOUT	-
34	В3	46	72	A11	PA13 (JTMS- SWDIO)	I/O	FT	-	JTMS-SWDIO, EVENTOUT	-
-	-	1	73	C11	VCAP_2	S	-	-	-	-
35	В1	47	74	F11	VSS	S	-	-	-	-
36	-	48	75	G11	VDD	S	-	-	-	-
-	B2	-	-	-	VDD	S	-	-	-	-
37	A1	49	76	A10	PA14 (JTCK- SWCLK)	I/O	FT	-	JTCK-SWCLK, EVENTOUT	-
38	A2	50	77	A9	PA15 (JTDI)	I/O	FT	-	JTDI, SPI1_NSS, SPI3_NSS/I2S3_WS, TIM2_CH1/TIM2_ETR, JTDI, EVENTOUT	-
-	-	51	78	B11	PC10	I/O	FT	-	SPI3_SCK/I2S3_CK, SDIO_D2, EVENTOUT	-
-	-	52	79	C10	PC11	I/O	FT	-	I2S3ext_SD, SPI3_MISO, SDIO_D3, EVENTOUT	-
-	-	53	80	B10	PC12	I/O	FT	-	SPI3_MOSI/I2S3_SD, SDIO_CK, EVENTOUT	-
-	-	1	81	C9	PD0	I/O	FT	-	EVENTOUT	-

Table 8. STM32F401xD/xE pin definitions (continued)

Pin Number						re				
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	82	В9	PD1	I/O	FT	-	EVENTOUT	-
-	-	54	83	C8	PD2	I/O	FT	-	TIM3_ETR, SDIO_CMD, EVENTOUT	-
-	-	1	84	В8	PD3	I/O	FT	-	SPI2_SCK/I2S2_CK, USART2_CTS, EVENTOUT	-
-	-	-	85	В7	PD4	I/O	FT	-	USART2_RTS, EVENTOUT	-
-	-	-	86	A6	PD5	I/O	FT	-	USART2_TX, EVENTOUT	-
-	-	-	87	В6	PD6	I/O	FT	-	SPI3_MOSI/I2S3_SD, USART2_RX, EVENTOUT	-
-	-	-	88	A5	PD7	I/O	FT	-	USART2_CK, EVENTOUT	-
39	A3	55	89	A8	PB3 (JTDO-SWO)	I/O	FT	-	JTDO-SWO, SPI1_SCK, SPI3_SCK/I2S3_CK, I2C2_SDA, TIM2_CH2, EVENTOUT	-
40	A4	56	90	A7	PB4 (NJTRST)	I/O	FT	-	NJTRST, SPI1_MISO, SPI3_MISO, I2S3ext_SD, I2C3_SDA, TIM3_CH1, EVENTOUT	-
41	B4	57	91	C5	PB5	I/O	FT	-	SPI1_MOSI, SPI3_MOSI/I2S3_SD, I2C1_SMBA, TIM3_CH2, EVENTOUT	-
42	C4	58	92	B5	PB6	I/O	FT	-	I2C1_SCL, USART1_TX, TIM4_CH1, EVENTOUT	-
43	D4	59	93	B4	PB7	I/O	FT	-	I2C1_SDA, USART1_RX, TIM4_CH2, EVENTOUT	-
44	A5	60	94	A4	воото	I	В	-	-	V _{PP}
45	В5	61	95	A3	PB8	I/O	FT	-	I2C1_SCL, TIM4_CH3, TIM10_CH1, SDIO_D4, EVENTOUT	-
46	C5	62	96	В3	PB9	I/O	FT	ı	SPI2_NSS/I2S2_WS, I2C1_SDA, TIM4_CH4, TIM11_CH1, SDIO_D5, EVENTOUT	-
-	-	ı	97	СЗ	PE0	I/O	FT	ı	TIM4_ETR, EVENTOUT	-
-	-	-	98	A2	PE1	I/O	FT	-	EVENTOUT	-

Table 8. STM32F401xD/xE pin definitions (continued)

	Pin Number				re					
UQFN48	>		LQFP100	UFBGA100	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
47	A6	63	99	-	VSS	S	-	-	-	-
-	В6	-	-	НЗ	PDR_ON	I	FT	-	-	-
48	A7	64	100	-	VDD	S	-	-	-	-

- 1. Function availability depends on the chosen device.
- PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

 The speed should not exceed 2 MHz with a maximum load of 30 pF.

 - These I/Os must not be used as a current source (e.g. to drive an LED).
- Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset). For details on how to manage these I/Os, refer to the RTC register description sections in the STM32F401xx reference manual.
- 4. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).
- If the device is delivered in an UFBGA100 and the BYPASS_REG pin is set to VDD (Regulator off/internal reset ON mode), then PA0 is used as an internal Reset (active low)

DS10086 Rev 4 44/138



Table 9. Alternate function mapping

												1					
		AF00	AF01	AF02	AF03	AF04	AF05	AF06	AF07	AF08	AF09	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	TIM1/TIM2	TIM3/ TIM4/ TIM5	TIM9/ TIM10/ TIM11	I2C1/I2C2/ I2C3	SPI1/SPI2/ I2S2/SPI3/ I2S3/SPI4	SPI2/I2S2/ SPI3/ I2S3	SPI3/I2S3/ USART1/ USART2	USART6	12C2/ 12C3	OTG1_FS		SDIO			
	PA0	-	TIM2_CH1/ TIM2_ETR	TIM5_CH1	-	-	-	-	USART2_ CTS	-	-	-	-	-	-	-	EVENT OUT
	PA1	-	TIM2_CH2	TIM5_CH2	-	-	-	-	USART2_ RTS	-	-	-	-	-	-	-	EVENT OUT
	PA2	-	TIM2_CH3	TIM5_CH3	TIM9_CH1	-	-	-	USART2_ TX	-	-	-	-	-	-	-	EVENT OUT
	PA3	-	TIM2_CH4	TIM5_CH4	TIM9_CH2	-		-	USART2_ RX	-	-	-	-	-	-	-	EVENT OUT
	PA4	-	-	-	-	-	SPI1_NSS	SPI3_NSS/ I2S3_WS	USART2_ CK	-	-	-	-	-	-	-	EVENT OUT
	PA5	-	TIM2_CH1/ TIM2_ETR	-	-	-	SPI1_SCK	-	-	-	-	-	-	-	-	-	EVENT OUT
	PA6	-	TIM1_BKIN	TIM3_CH1	-	-	SPI1_ MISO	-	-	-	-	-	-	-	-	-	EVENT OUT
τA	PA7	-	TIM1_CH1N	TIM3_CH2	-	-	SPI1_ MOSI	-	-	-	-	-	-	-	-	-	EVENT OUT
Port A	PA8	MCO_1	TIM1_CH1	-	-	I2C3_SCL	-	-	USART1_ CK	-	-	OTG_FS_ SOF	-	-	-	-	EVENT OUT
	PA9	-	TIM1_CH2	-	-	I2C3_ SMBA	-	-	USART1_ TX	-	-	OTG_FS_ VBUS	-	-		-	EVENT OUT
	PA10	-	TIM1_CH3	-	-	-	-	-	USART1_ RX	-	-	OTG_FS_I D	-	-	-	-	EVENT OUT
	PA11	-	TIM1_CH4	-	-	-	-	-	USART1_ CTS	USART6_ TX	-	OTG_FS_ DM	-	-	-	-	EVENT OUT
	PA12	-	TIM1_ETR	-	-	-	-	-	USART1_ RTS	USART6_ RX	-	OTG_FS_ DP	-	-	-	-	EVENT OUT
	PA13	JTMS_ SWDIO	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PA14	JTCK_ SWCLK	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PA15	JTDI	TIM2_CH1/ TIM2_ETR	-	-	-	SPI1_NSS	SPI3_NSS/ I2S3_WS	-	-	-	-	-	-	-	-	EVENT OUT

DS10086 Rev 4

					Т	able 9. A	Iternate f	unction ma	apping (d	ontinue	d)						
		AF00	AF01	AF02	AF03	AF04	AF05	AF06	AF07	AF08	AF09	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	TIM1/TIM2	TIM3/ TIM4/ TIM5	TIM9/ TIM10/ TIM11	I2C1/I2C2/ I2C3	SPI1/SPI2/ I2S2/SPI3/ I2S3/SPI4	SPI2/I2S2/ SPI3/ I2S3	SPI3/I2S3/ USART1/ USART2	USART6	I2C2/ I2C3	OTG1_FS		SDIO			
	PB0	-	TIM1_CH2N	TIM3_CH3	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PB1	-	TIM1_CH3N	TIM3_CH4	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PB2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PB3	JTDO- SWO	TIM2_CH2	-	-	-	SPI1_SCK	SPI3_SCK/ I2S3_CK	-	-	I2C2_SDA	-	-	-	-	-	EVENT OUT
	PB4	JTRST	-	TIM3_CH1	-	-	SPI1_ MISO	SPI3_MISO	I2S3ext_S D	-	I2C3_SDA	-	-	-	-	-	EVENT OUT
	PB5	-	-	TIM3_CH2	-	I2C1_ SMBA	SPI1 _MOSI	SPI3_MOSI/ I2S3_SD	-	-	-	-	-	-	-	-	EVENT OUT
	PB6	-	-	TIM4_CH1	-	I2C1_SCL	-	-	USART1_ TX	-	-	-	-	-	-	-	EVENT OUT
t B	PB7	-	-	TIM4_CH2	-	I2C1_SDA	-	-	USART1_ RX	-	-	-	-	-	-	-	EVENT OUT
Port B	PB8	-	-	TIM4_CH3	TIM10_CH1	I2C1_SCL	-	-	-	-	-	-	-	SDIO_ D4	-	-	EVENT OUT
	PB9	-	-	TIM4_CH4	TIM11_CH1	I2C1_SDA	SPI2_NSS/I 2S2_WS	-	-	-	-	-	-	SDIO_ D5	-	-	EVENT OUT
	PB10	-	TIM2_CH3	-	-	I2C2_SCL	SPI2_SCK/I 2S2_CK	-	-	-	-	-	-	-	-	-	EVENT OUT
	PB11	-	TIM2_CH4	-	-	I2C2_SDA	-	-	-	-	-	-	-	-	-	1	EVENT OUT
	PB12	-	TIM1_BKIN	-	-	I2C2_ SMBA	SPI2_NSS/I 2S2_WS	-	-	-	-	-	-	-	-	-	EVENT OUT
	PB13	-	TIM1_CH1N	-	-	-	SPI2_SCK/I 2S2_CK	-	-	-	-	-	-	-	-	-	EVENT OUT
	PB14	-	TIM1_CH2N	-	-	-	SPI2_MISO	I2S2ext_SD	-	-	-	-	-	-	-	-	EVENT OUT
	PB15	RTC_ REFN	TIM1_CH3N	-	-	-	SPI2_MOSI /I2S2_SD	-	-	-	-	-	-	-	-	-	EVENT OUT



Table 9. Alternate function mapping (continued)

		AF00	AF01	AF02	AF03	AF04	AF05	AF06	AF07	AF08	AF09	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	TIM1/TIM2	TIM3/ TIM4/ TIM5	TIM9/ TIM10/ TIM11	I2C1/I2C2/ I2C3	SPI1/SPI2/ I2S2/SPI3/ I2S3/SPI4	SPI2/I2S2/ SPI3/ I2S3	SPI3/I2S3/ USART1/ USART2	USART6	12C2/ 12C3	OTG1_FS		SDIO			
	PC0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC2	-	-	-	-	-	SPI2_ MISO	I2S2ext_SD	-	-	-	-	-	-	-	-	EVENT OUT
	PC3	-	-	-	-	-	SPI2_MOSI /I2S2_SD	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC6	-		TIM3_CH1	-	-	I2S2_MCK	-	-	USART6_ TX	-	-	-	SDIO_ D6	-	-	EVENT OUT
ပ	PC7	-		TIM3_CH2	-	-	-	I2S3_MCK	-	USART6_ RX	-	-	-	SDIO_ D7	-	-	EVENT OUT
Port C	PC8	-	-	TIM3_CH3	-	-	-	-	-	USART6_ CK	-	-	-	SDIO_ D0	-	-	EVENT OUT
	PC9	MCO_2	-	TIM3_CH4	-	I2C3_SDA	I2S_CKIN	-	-	-	-	-	-	SDIO_ D1	-	-	EVENT OUT
	PC10	-	-	-	-	-	-	SPI3_SCK/ I2S3_CK	-	-	-	-	-	SDIO_ D2	-	-	EVENT OUT
	PC11	-	-	-	-	-	I2S3ext_ SD	SPI3_MISO	-	-	-	-	-	SDIO_ D3	-	-	EVENT OUT
	PC12	-	-	-	-	-	-	SPI3_MOSI/ I2S3_SD	-	-	-	-	-	SDIO_ CK	-	-	EVENT OUT
	PC13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT

48/138

					T	able 9. A	lternate f	unction ma	apping (c	ontinue	d)						
		AF00	AF01	AF02	AF03	AF04	AF05	AF06	AF07	AF08	AF09	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	TIM1/TIM2	TIM3/ TIM4/ TIM5	TIM9/ TIM10/ TIM11	I2C1/I2C2/ I2C3	SPI1/SPI2/ I2S2/SPI3/ I2S3/SPI4	SPI2/I2S2/ SPI3/ I2S3	SPI3/I2S3/ USART1/ USART2	USART6	I2C2/ I2C3	OTG1_FS		SDIO			
	PD0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	EVENT OUT
	PD1	-	-	-	-	-	-	-	-	-	-	-	-	-	1	1	EVENT OUT
	PD2	-	-	TIM3_ETR	-	-	-	-	-	-	-	-	-	SDIO_ CMD	-	-	EVENT OUT
	PD3	-	-	-	-	-	SPI2_SCK/ I2S2_CK	-	USART2_ CTS		-	-	-	-	-	-	EVENT OUT
	PD4	-	-	-	-	-	-	-	USART2_ RTS		-	-	-	-	-	1	EVENT OUT
	PD5	-	-	-	-	-	-	-	USART2_ TX	-	-	-	-	-	-	1	EVENT OUT
	PD6	-	-	-	-	-	SPI3_MOSI /I2S3_SD	-	USART2_ RX	-	-	-	-	-	-	1	EVENT OUT
۵	PD7	-	-	-	-	-	-	-	USART2_ CK	-	-	-	-	-	-	1	EVENT OUT
Port D	PD8	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	i i	EVENT OUT
	PD10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	EVENT OUT
	PD11	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	EVENT OUT
	PD12	-	-	TIM4_CH1	-	-	-	-	-	-	-	-	-	-	-	1	EVENT OUT
	PD13	-	-	TIM4_CH2	-	-	-	-	-	-	-	-	-	-	-	ı	EVENT OUT
	PD14	-	-	TIM4_CH3	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD15	-	-	TIM4_CH4	-	-	-	-	-	-	-	-	-	-	-	1	EVENT OUT



Table 9. Alternate function mapping (continued)

		AF00	AF01	AF02	AF03	AF04	AF05	AF06	AF07	AF08	AF09	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	TIM1/TIM2	TIM3/ TIM4/ TIM5	TIM9/ TIM10/ TIM11	I2C1/I2C2/ I2C3	SPI1/SPI2/ I2S2/SPI3/ I2S3/SPI4	SPI2/I2S2/ SPI3/ I2S3	SPI3/I2S3/ USART1/ USART2	USART6	12C2/ 12C3	OTG1_FS		SDIO			
	PE0	-	-	TIM4_ETR	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE1	-	TIM1_CH2N	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE2	TRACECL K	-	-	-	-	SPI4_SCK	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE3	TRACED0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE4	TRACED1	-	-	-	-	SPI4_NSS	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE5	TRACED2	-	-	TIM9_CH1	-	SPI4_MISO	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE6	TRACED3	-	-	TIM9_CH2	-	SPI4_MOSI	-	-	-	-	-	-	-	-	-	EVENT OUT
ш	PE7	-	TIM1_ETR	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
Port E	PE8	-	TIM1_CH1N	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE9	-	TIM1_CH1	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE10	-	TIM1_CH2N	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE11	-	TIM1_CH2	-	-	-	SPI4_NSS	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE12	-	TIM1_CH3N	-	-	-	SPI4_SCK	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE13	-	TIM1_CH3	-	-	-	SPI4_MISO	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE14	-	TIM1_CH4	-	-	-	SPI4_MOSI	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE15	-	TIM1_BKIN	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT

Т	able 9. A	lternate f	unction	ma	apping (continue	d)

		AF00	AF01	AF02	AF03	AF04	AF05	AF06	AF07	AF08	AF09	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	TIM1/TIM2	TIM3/ TIM4/ TIM5	TIM9/ TIM10/ TIM11	I2C1/I2C2/ I2C3	SPI1/SPI2/ I2S2/SPI3/ I2S3/SPI4	SPI2/I2S2/ SPI3/ I2S3	SPI3/I2S3/ USART1/ USART2	USART6	I2C2/ I2C3	OTG1_FS		SDIO			
Ŧ	PH0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	EVENT OUT
Por	PH1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	EVENT OUT

5 Memory mapping

The memory map is shown in Figure 15.

Figure 15. Memory map




Table 10. STM32F401xD/xE register boundary addresses

Bus	Boundary address	Peripheral
	0xE010 0000 - 0xFFFF FFFF	Reserved
Cortex [®] -M4	0xE000 0000 - 0xE00F FFFF	Cortex-M4 internal peripherals
	0x5004 0000 - 0xDFFF FFFF	Reserved
AHB2	0x5000 0000 - 0x5003 FFFF	USB OTG FS
	0x4002 6800 - 0x4FFF FFFF	Reserved
	0x4002 6400 - 0x4002 67FF	DMA2
	0x4002 6000 - 0x4002 63FF	DMA1
	0x4002 5000 - 0x4002 4FFF	Reserved
	0x4002 3C00 - 0x4002 3FFF	Flash interface register
	0x4002 3800 - 0x4002 3BFF	RCC
	0x4002 3400 - 0x4002 37FF	Reserved
AHB1	0x4002 3000 - 0x4002 33FF	CRC
АПВТ	0x4002 2000 - 0x4002 2FFF	Reserved
	0x4002 1C00 - 0x4002 1FFF	GPIOH
	0x4002 1400 - 0x4002 1BFF	Reserved
	0x4002 1000 - 0x4002 13FF	GPIOE
	0x4002 0C00 - 0x4002 0FFF	GPIOD
	0x4002 0800 - 0x4002 0BFF	GPIOC
	0x4002 0400 - 0x4002 07FF	GPIOB
	0x4002 0000 - 0x4002 03FF	GPIOA

Table 10. STM32F401xD/xE register boundary addresses (continued)

Bus	Boundary address	Peripheral
	0x4001 4C00- 0x4001 FFFF	Reserved
	0x4001 4800 - 0x4001 4BFF	TIM11
	0x4001 4400 - 0x4001 47FF	TIM10
	0x4001 4000 - 0x4001 43FF	TIM9
	0x4001 3C00 - 0x4001 3FFF	EXTI
	0x4001 3800 - 0x4001 3BFF	SYSCFG
	0x4001 3400 - 0x4001 37FF	SPI4/I2S4
	0x4001 3000 - 0x4001 33FF	SPI1
	0x4001 2C00 - 0x4001 2FFF	SDIO
APB2	0x4001 2400 - 0x4001 2BFF	Reserved
	0x4001 2000 - 0x4001 23FF	ADC1
	0x4001 1800 - 0x4001 1FFF	Reserved
	0x4001 1400 - 0x4001 17FF	USART6
	0x4001 1000 - 0x4001 13FF	USART1
	0x4001 0800 - 0x4001 0FFF	Reserved
	0x4001 0400 - 0x4001 07FF	TIM8
	0x4001 0000 - 0x4001 03FF	TIM1
	0x4000 7400 - 0x4000 FFFF	Reserved

Table 10. STM32F401xD/xE register boundary addresses (continued)

Bus	Boundary address	Peripheral
	•	•
	0x4000 7000 - 0x4000 73FF	PWR
	0x4000 6000 - 0x4000 6FFF	Reserved
	0x4000 5C00 - 0x4000 5FFF	I2C3
	0x4000 5800 - 0x4000 5BFF	I2C2
	0x4000 5400 - 0x4000 57FF	I2C1
	0x4000 4800 - 0x4000 53FF	Reserved
	0x4000 4400 - 0x4000 47FF	USART2
	0x4000 4000 - 0x4000 43FF	I2S3ext
	0x4000 3C00 - 0x4000 3FFF	SPI3 / I2S3
APB1	0x4000 3800 - 0x4000 3BFF	SPI2 / I2S2
	0x4000 3400 - 0x4000 37FF	I2S2ext
	0x4000 3000 - 0x4000 33FF	IWDG
	0x4000 2C00 - 0x4000 2FFF	WWDG
	0x4000 2800 - 0x4000 2BFF	RTC & BKP Registers
	0x4000 1000 - 0x4000 27FF	Reserved
	0x4000 0C00 - 0x4000 0FFF	TIM5
	0x4000 0800 - 0x4000 0BFF	TIM4
	0x4000 0400 - 0x4000 07FF	TIM3
	0x4000 0000 - 0x4000 03FF	TIM2

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3 \sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.3 V (for the 1.7 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2 \sigma$).

6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 16*.


C = 50 pF

Figure 16. Pin loading conditions

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 17*.

Figure 17. Input voltage measurement



6.1.6 Power supply scheme




Figure 18. Power supply scheme

- 1. To connect PDR_ON pin, refer to Section 3.14: Power supply supervisor.
- 2. The 4.7 μF ceramic capacitor must be connected to one of the V_{DD} pin.
- 3. $V_{CAP\ 2}$ pad is only available on LQFP100 and UFBGA100 packages.
- 4. $V_{DDA}=V_{DD}$ and $V_{SSA}=V_{SS}$

Caution:

Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} ...) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect operation of the device.

6.1.7 Current consumption measurement

IDD_VBAT VBAT VDDA

Figure 19. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 11: Voltage characteristics*, *Table 12: Current characteristics*, and *Table 13: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage (including V_{DDA} , V_{DD} and V_{BAT}) ⁽¹⁾	-0.3	4.0	
V _{IN} ⁽²⁾	Input voltage on FT pins ⁽³⁾	V _{SS} -0.3	Min(Min(V _{DD} , V _{DDA})+ 3.6 V, 5.5 V)	V
	Input voltage on any other pin	V _{SS} -0.3	4.0	
	Input voltage for BOOT0	V _{SS}	9.0	
∆V _{DDx}	Variations between different V _{DD} power pins	-	50	
V _{SSX} -V _{SS}	Variations between all the different ground pins including $V_{\mbox{\scriptsize REF}^-}$	-	50	mV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Sectio	n 6.3.14	-

Table 11. Voltage characteristics

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

^{2.} When a FT_a pin is used by an analog peripheral such as ADC, the maximum V_{IN} is 4 V.

V_{IN} maximum value must always be respected. Refer to Table 12 for the values of the maximum allowed injected current.

Table 12. Current characteristics

Symbol	Ratings	Max.	Unit
ΣI_{VDD}	Total current into sum of all V _{DD_x} power lines (source) ⁽¹⁾	160	
Σ I _{VSS}	Total current out of sum of all V _{SS_X} ground lines (sink) ⁽¹⁾	-160	
I _{VDD}	Maximum current into each V _{DD_x} power line (source) ⁽¹⁾	100	
I _{VSS}	Maximum current out of each V _{SS_x} ground line (sink) ⁽¹⁾	-100	
	Output current sunk by any I/O and control pin	25	
I _{IO}	Output current sourced by any I/O and control pin	-25	mA
21	Total output current sunk by sum of all I/O and control pins (2)	120	
Σl _{IO}	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	-120	
(3)	Injected current on FT pins (4)	-5/+0	
I _{INJ(PIN)} (3)	Injected current on NRST and B pins (4)	-5/+0	
ΣΙ _{ΙΝJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	±25	

- All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- 3. Negative injection disturbs the analog performance of the device. See note in Section 6.3.20: 12-bit ADC characteristics.
- 4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value
- 5. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 13. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	
T _J	Maximum junction temperature	125	°C
T _{LEAD}	Maximum lead temperature during soldering (WLCSP49, LQFP64/100, UFQFPN48, UFBGA100)	See note (1)	

Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK 7191395 specification, and the European directive on Restrictions on Hazardous Substances (ROHS directive 2011/65/EU, July 2011).

6.3 Operating conditions

6.3.1 General operating conditions

Table 14. General operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
ť	Internal ALID clock frequency	Power Scale3: Regulator ON, VOS[1:0] bits in PWR_CR register = 0x01	0	-	60				
f _{HCLK}	Internal AHB clock frequency	Power Scale2: Regulator ON, VOS[1:0] bits in PWR_CR register = 0x10	0	-	84	MHz			
f _{PCLK1}	Internal APB1 clock frequency	-	0	-	42	-			
f _{PCLK2}	Internal APB2 clock frequency	-	0	-	84				
V_{DD}	Standard operating voltage	-	1.7 ⁽¹⁾	-	3.6	V			
V _{DDA} (2)(3)	Analog operating voltage (ADC limited to 1.2 M samples)	Must be the same potential as $V_{DD}^{(4)}$	1.7 ⁽¹⁾	-	2.4	V			
	Analog operating voltage (ADC limited to 2.4 M samples)	Must be the same potential as V _{DD} .	2.4	-	3.6	V			
V_{BAT}	Backup operating voltage	-	1.65	-	3.6	V			
M	Regulator ON: 1.2 V internal	VOS[1:0] bits in PWR_CR register = 0x01 Max frequency 60 MHz	1.08 ⁽⁵⁾	1.14	1.20 ⁽⁵⁾	V			
V ₁₂	voltage on V _{CAP_1} /V _{CAP_2} pins	VOS[1:0] bits in PWR_CR register = 0x10 Max frequency 84 MHz	1.20 ⁽⁵⁾	1.26	1.32 ⁽⁵⁾	_			
	Regulator OFF: 1.2 V external	Max. frequency 60 MHz.	1.1	1.14	1.2	1			
V ₁₂	voltage must be supplied on V_{CAP_1}/V_{CAP_2} pins	Max. frequency 84 MHz.	1.2	1.26	1.32	V			
	Input voltage on RST and FT	$2 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-0.3	-	5.5				
V_{IN}	pins ⁽⁶⁾	$V_{DD} \le 2 V$	-0.3	-	5.2	V			
	Input voltage on BOOT0 pin	-	0	-	9				
		UFQFPN48	-	-	625				
	Maximum allowed package	WLCSP49	-	-	392				
P_{D}	power dissipation for suffix 6	LQFP64	ı	-	313	mW			
	and 7 ⁽⁷⁾	LQFP100	-	-	465				
		UFBGA100	-	-	323				

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
	Ambient temperature for 6	Maximum power dissipation	-4 0	-	85			
TA	suffix version	Low power dissipation ⁽⁸⁾	-40	-	105			
IA	Ambient temperature for 7	Maximum power dissipation	-4 0	-	105	°C		
	suffix version	Low power dissipation ⁽⁸⁾	-4 0	-	125			
TJ	Junction temperature range	6 suffix version	-40	-	105			
IJ	Juniction temperature range	7 suffix version	-40	-	125			

Table 14. General operating conditions (continued)

- V_{DD}/V_{DDA} minimum value of 1.7 V with the use of an external power supply supervisor (refer to Section 3.14.2: Internal reset OFF).
- 2. When the ADC is used, refer to Table 66: ADC characteristics.
- 3. If V_{REF+} pin is present, it must respect the following condition: $V_{DDA}-V_{REF+} < 1.2 \text{ V}$.
- 4. It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and power-down operation.
- 5. Evaluated by test in production
- 6. To sustain a voltage higher than VDD+0.3, the internal Pull-up and Pull-Down resistors must be disabled
- 7. If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} .
- 8. In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax}.

Table 15. Features depending on the operating power supply range

Operating power supply range	ADC operation	Maximum Flash memory access frequency without wait states (f _{Flashmax})	Maximum Flash memory access frequency with wait states (1)(2)	I/O operation	Clock output frequency on I/O pins ⁽³⁾	Possible Flash memory operations
V _{DD} =1.7 to 2.1 V ⁽⁴⁾	Conversion time up to	20 MHz ⁽⁵⁾	84 MHz with 4 wait states	No I/O compensation	Up to 30 MHz	8-bit erase and program operations only
V _{DD} = 2.1 to 2.4 V	1.2 Msps	22 MHz	84 MHz with 3 wait states	Compensation		16-bit erase and program operations
V _{DD} = 2.4 to 2.7 V		24 MHz	84 MHz with 3 wait states		Up to 48 MHz	16-bit erase and program operations
V _{DD} = 2.7 to 3.6 V ⁽⁶⁾	Conversion time up to 2.4 Msps	30 MHz	84 MHz with 2 wait states	I/O compensation works	$ - \ \text{Up to 84 MHz} \\ \text{when V}_{\text{DD}} = \\ 3.0 \ \text{to } 3.6 \ \text{V} \\ - \ \text{Up to 48 MHz} \\ \text{when V}_{\text{DD}} = \\ 2.7 \ \text{to } 3.0 \ \text{V} $	32-bit erase and program operations

Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.

Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.




- 3. Refer to for frequencies vs. external load.
- V_{DD}/V_{DDA} minimum value of 1.7 V, with the use of an external power supply supervisor (refer to Section 3.14.2: Internal reset OFF).
- 5. Prefetch is not available. Refer to AN3430 application note for details on how to adjust performance and power.
- 6. The voltage range for the USB full speed embedded PHY can drop down to 2.7 V. However the electrical characteristics of D- and D+ pins will be degraded between 2.7 and 3 V.

6.3.2 VCAP_1/VCAP_2 external capacitors

Stabilization for the main regulator is achieved by connecting external capacitor C_{EXT} to the VCAP_1 and VCAP_2 pin. For packages supporting only 1 VCAP pin, the 2 CEXT capacitors are replaced by a single capacitor.

C_{EXT} is specified in *Table 16*.





1. Legend: ESR is the equivalent series resistance.

Table 16. VCAP_1/VCAP_2 operating conditions⁽¹⁾

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor with available VCAP_1 and VCAP_2 pins	2.2 µF
ESR	ESR of external capacitor with available VCAP_1 and VCAP_2 pins	< 2 Ω

When bypassing the voltage regulator, the two 2.2 μF V_{CAP} capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

6.3.3 Operating conditions at power-up / power-down (regulator ON)

Subject to general operating conditions for T_A.

Table 17. Operating conditions at power-up / power-down (regulator ON)

Symbol	Parameter	Min	Max	Unit
	V _{DD} rise time rate	20	∞	μs/V
τ _{VDD}	V _{DD} fall time rate	20	∞	μ5/ ν

6.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for T_A.

Table 18. Operating conditions at power-up / power-down (regulator OFF)⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
t	V _{DD} rise time rate	Power-up	20	8	
t _{VDD}	V _{DD} fall time rate	Power-down	20	8	μs/V
+	V _{CAP_1} and V _{CAP_2} rise time rate	Power-up	20	8	μ5/ ν
TVCAP	V _{CAP_1} and V _{CAP_2} fall time rate	Power-down	20	∞	

^{1.} To reset the internal logic at power-down, a reset must be applied on pin PA0 when V_{DD} reach below 1.08 V.

Note: This feature is only available for UFBGA100 package.

6.3.5 Embedded reset and power control block characteristics

The parameters given in *Table 19* are derived from tests performed under ambient temperature and V_{DD} supply voltage @ 3.3V.

Table 19. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.09	2.14	2.19	
		PLS[2:0]=000 (falling edge)	1.98	2.04	2.08	
		PLS[2:0]=001 (rising edge)	2.23	2.30	2.37	
		PLS[2:0]=001 (falling edge)	2.13	2.19	2.25	
		PLS[2:0]=010 (rising edge)	2.39	2.45	2.51	
		PLS[2:0]=010 (falling edge)	2.29	2.35	2.39	
		PLS[2:0]=011 (rising edge)	2.54	2.60	2.65	
W	Programmable voltage	PLS[2:0]=011 (falling edge)	2.44	2.51	2.56	V
V _{PVD}	detector level selection	tion PLS[2:0]=100 (rising edge)		2.76	2.82	V
		PLS[2:0]=100 (falling edge)	2.59	2.66 2.71		
		PLS[2:0]=101 (rising edge)	2.86	2.93	2.99	
		PLS[2:0]=101 (falling edge)	2.75	2.84	2.92	
		PLS[2:0]=110 (rising edge)	2.96	3.03	3.03 3.10	
		PLS[2:0]=110 (falling edge)	2.85	2.93	2.99	
		PLS[2:0]=111 (rising edge)	3.07	3.14	3.21	
		PLS[2:0]=111 (falling edge)	2.95	3.03	3.09	
V _{PVDhyst} ⁽²⁾	PVD hysteresis	-	-	100	-	mV
\/	Power-on/power-down	Falling edge	1.60 ⁽¹⁾	1.68	1.76	V
V _{POR/PDR}	reset threshold	Rising edge	1.64	1.72	1.80	V
V _{PDRhyst} ⁽²⁾	PDR hysteresis	-	-	40	-	mV

Symbol Parameter Conditions Min Typ Max Unit Falling edge 2.13 2.19 2.24 Brownout level 1 V_{BOR1} threshold Rising edge 2.23 2.29 2.33 2.50 Falling edge 2.44 2.56 Brownout level 2 V_{BOR2} V threshold Rising edge 2.53 2.59 2.63 2.75 2.83 2.88 Falling edge Brownout level 3 V_{BOR3} threshold Rising edge 2.85 2.92 2.97 V_{BORhyst}⁽²⁾ **BOR** hysteresis 100 mV T_{RSTTEMPO} POR reset timing 0.5 1.5 3.0 ms InRush current on voltage regulator power-I_{RUSH}⁽²⁾ 160 200 mΑ on (POR or wake-up from Standby) InRush energy on voltage regulator power- $V_{DD} = 1.7 \text{ V}, T_A = 105 ^{\circ}\text{C},$ E_{RUSH}⁽²⁾ 5.4 μC on (POR or wake-up I_{RUSH} = 171 mA for 31 μ s from Standby)

Table 19. Embedded reset and power control block characteristics (continued)

6.3.6 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 19: Current consumption measurement scheme*.

All the run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark $^{(\!g\!)}$ code.

^{1.} The product behavior is specified by design down to the minimum $V_{POR/PDR}$ value.

^{2.} Specified by design.

^{3.} The reset timing is measured from the power-on (POR reset or wake-up from V_{BAT}) to the instant when first instruction is fetched by the user application code.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at VDD or VSS (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash memory access time is adjusted to both f_{HCLK} frequency and VDD ranges (refer to *Table 15: Features depending on the operating power supply range*).
- The voltage scaling is adjusted to f_{HCLK} frequency as follows:
 - Scale 3 for f_{HCLK} ≤ 60 MHz
 - Scale 2 for 60 MHz < f_{HCLK} ≤ 84 MHz
- The system clock is HCLK, f_{PCLK1} = f_{HCLK}/2, and f_{PCLK2} = f_{HCLK}.
- External clock is 4 MHz and PLL is on
- The maximum values are obtained for V_{DD} = 3.6 V and a maximum ambient temperature (T_A), and the typical values for T_A= 25 °C and V_{DD} = 3.3 V unless otherwise specified.

Table 20. Typical and maximum current consumption, code with data processing (ART accelerator disabled) running from SRAM - V_{DD} = 1.7 V

	Parameter	Conditions	f	Тур		Max ⁽¹⁾		
Symbol			f _{HCLK} (MHz)	T _A = 25 °C	T _A = 25 °C	T _A =85 °C	T _A =105 °C	Unit
			84	21.8	23.1	24.1	25.3 ⁽⁴⁾	
		External clock, all peripherals enabled ⁽²⁾⁽³⁾	60	15.8	16.5	17.5	18.7	
			40	11.4	11.9	12.9	13.9	
	Supply current		20	6.0	6.3	7.3	8.3	mA
I _{DD}	in Run mode	External clock, all peripherals disabled ⁽³⁾	84	12.7	13.5	14.5	16.3 ⁽⁴⁾	IIIA
			60	9.2	10.5	11.5	12.8	
			40	6.7	7.1	8.1	9.1	
			20	3.6	3.8	4.8	5.8	

- 1. Evaluated by characterization, unless otherwise specified
- 2. When analog peripheral blocks such as ADC, HSE, LSE, HSI, or LSI are ON, an additional power consumption has to be considered
- 3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA for the analog part.
- 4. Tested in production.

Table 21. Typical and maximum current consumption, code with data processing (ART accelerator disabled) running from SRAM

Symbol	Doromotor	Conditions	f _{HCLK}	Turn		Unit		
Symbol	Parameter		(MHz)	Тур	T _A = 25 °C	T _A =85 °C	T _A =105 °C	Onit
			84	22.0	23.1	24.1	25.3	
	Supply current	External clock, all peripherals enabled ⁽²⁾⁽³⁾	60	16.0	16.9	17.9	19.8	
			40	11.6	12.1	13.1	14.1	
			20	6.2	6.5	7.5	8.5	mA
I _{DD}	in Run mode	External clock, all peripherals disabled ⁽³⁾	84	12.9	14.0	15.0	16.3	IIIA
			60	9.5	10.5	11.5	12.8	
			40	6.9	7.3	8.3	9.3	
			20	3.8	4.0	5.0	6.0	

- 1. Evaluated by characterization, unless otherwise specified.
- 2. When analog peripheral blocks such as ADC, HSE, LSE, HSI, or LSI are ON, an additional power consumption has to be considered.
- 3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA for the analog part.

Table 22. Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled except prefetch) running from Flash memory- V_{DD} = 1.7 V

				Тур				
Symbol	Parameter	Conditions	f _{HCLK} (MHz)		T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
			84	23.2	24.5	25.6	26.6	
			60	15.1	16.3	17.4	18.4	
		External clock, all peripherals enabled ⁽²⁾⁽³⁾	40	10.8	12.1	13.2	14.2	
			30	8.8	10.0	11.1	12.2	
	Supply current		20	6.9	8.0	9.0	10.1	mA
I _{DD}	in Run mode		84	12.3	13.6	14.7	15.7	ША
			60	8.2	9.4	10.5	11.5	
		External clock, all peripherals disabled ⁽³⁾	40	6.0	7.3	8.3	9.4	
			30	4.9	6.2	7.2	8.3	
			20	4.0	5.1	6.1	7.2	

^{1.} Evaluated by characterization, unless otherwise specified.

^{2.} Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC_CR2 register).

^{3.} When the ADC is ON (ADON bit set in the ADC_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.

Table 23. Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled except prefetch) running from Flash memory - V_{DD} = 3.3 V

			£					
Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Тур	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C 26.8 18.6 14.4 12.4 10.3 15.9 11.7 9.6 8.5	Unit
			84	23.4	24.7	25.8	26.8	
			60	15.3	16.5	17.6	18.6	
		External clock, all peripherals enabled ⁽²⁾⁽³⁾	40	11.0	12.3	13.4	14.4	
			30	9.0	10.2	11.3	12.4	
	Supply current		20	7.1	8.2	9.2	10.3	m 1
I _{DD}	in Run mode		84	12.5	13.8	14.9	15.9	mA
			60	8.4	9.6	10.7	11.7	
		External clock, all peripherals disabled ⁽³⁾	40	6.2	7.5	8.5	9.6	
		an pempilorale aleabled	30	5.1	6.4	7.4	8.5	
			20	4.2	5.3	6.3	7.4	

^{1.} Evaluated by characterization, unless otherwise specified.

Table 24. Typical and maximum current consumption in run mode, code with data processing (ART accelerator disabled) running from Flash memory

			,	Тур				
Symbol	Parameter	Conditions	f _{HCLK} (MHz)		T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
			84	31.1	32.2	34.3	36.3	
			60	21.7	22.1	23.2	24.2	
		External clock, all peripherals enabled ⁽²⁾⁽³⁾	40	15.5	16.1	17.1	18.1	
			30	12.6	13.1	14.1	15.1	
l	Supply current		20	9.8	10.1	11.1	12.1	mA
I _{DD}	in Run mode		84	20.2	21.3	23.4	25.4	
			60	14.9	15.3	16.3	17.3	-
		External clock, all peripherals disabled ⁽³⁾	40	10.6	11.2	12.2	13.3	
			30	8.8	9.2	10.2	11.2	
			20	6.9	7.2	8.2	9.2	

^{1.} Evaluated by characterization, unless otherwise specified.

^{2.} Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC_CR2 register).

^{3.} When the ADC is ON (ADON bit set in the ADC_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.

^{2.} Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC_CR2 register).

3. When the ADC is ON (ADON bit set in the ADC_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.

Table 25. Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled with prefetch) running from Flash memory

	Parameter	Conditions						
Symbol			f _{HCLK} (MHz)	Тур	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
			84	32.5	33.3	34.3	35.4	
			60	22.2	23.3	24.3	25.3	
		External clock, all peripherals enabled ⁽²⁾⁽³⁾	40	16.0	17.1	18.1	19.2	
			30	12.9	14.1	15.1	16.1	
	Supply current		20	10.2	11.1	12.1	13.1	mA
I _{DD}	in Run mode		84	21.6	22.4	23.5	24.5	IIIA
			60	15.3	16.4	17.4	18.4	
		External clock, all peripherals disabled ⁽³⁾	40	11.2	12.3	13.3	14.3	
			30	9.0	10.2	11.2	12.3	
			20	7.3	8.2	9.2	10.2	

^{1.} Evaluated by characterization, unless otherwise specified.

Table 26. Typical and maximum current consumption in Sleep mode

			,	Тур				
Symbol	Parameter	Conditions	f _{HCLK} (MHz)		T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
			84	16.6	17.4	18.4	19.5	
			60	10.8	11.2	12.3	13.3	
	External clock, all peripherals enabled ⁽²⁾⁽³⁾	40	8.3	9.0	10.0	11.0		
			30	6.8	7.1	8.1	9.1	
	Supply current		20	5.9	6.1	7.1	8.1	mA
I _{DD}	in Sleep mode		84	5.3	6.1	7.1	8.2	ША
			60	3.7	4.1	5.1	6.1	
	External clock, all peripherals disabled ⁽³⁾⁽⁴⁾	40	2.9	3.1	4.1	5.1		
		an pempinerale aleasiea	30	2.7	3.1	4.1	5.1	
			20	2.7	3.1	4.1	5.1	



^{2.} Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC_CR2 register).

^{3.} When the ADC is ON (ADON bit set in the ADC_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.

- 1. Evaluated by characterization, unless otherwise specified.
- 2. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC_CR2 register).
- 3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA for the analog part.
- 4. Same current consumption for $f_{\mbox{\scriptsize HCLK}}$ at 30 MHz and 20 MHz due to VCO running slower at 30 MHz.

Table 27. Typical and maximum current consumptions in Stop mode - V_{DD} =1.8 V

Symbol			Тур	Max ⁽¹⁾			
	Parameter	Conditions	T _A = 25 °C	T _A = 25 °C	T _A = 85 ° C	T _A = 105 ° C	Unit
I _{DD_STO}	Main regulator usage	Flash in Stop mode, all	109	135	440	650	
	Low power regulator usage	oscillators OFF, no independent watchdog	41	65	310	530 ⁽²⁾	
	Main regulator usage	Flash in Deep power	72	95	345	530	μΑ
	Low power regulator usage	down mode, all oscillators OFF, no	12	36	260	510 ⁽²⁾	
	Low power low voltage regulator usage	independent watchdog	10	27	230	460	

- 1. Evaluated by characterization.
- 2. Evaluated by test in production.

Table 28. Typical and maximum current consumption in Stop mode - V_{DD} =3.3 V

Symbol			Тур	Max ⁽¹⁾			
	Parameter	Conditions	T _A = 25 °C	T _A = 25 °C	T _A = 85 °C	T _A = 105 ° C	Unit
I _{DD_STO}	Main regulator usage	Flash in Stop mode, all	111	140	450	670	
	Low power regulator usage	oscillators OFF, no independent watchdog	42	65	330	560	
	Main regulator usage	Flash in Deep power	73	100	360	560	μA
	Low power regulator usage	down mode, all oscillators OFF. no	12	36	270	520	
	Low power low voltage regulator usage	independent watchdog	10	28	230	470	

1. Evaluated by characterization.

Table 29. Typical and maximum current consumption in Standby mode - V_{DD} =1.8 V

Symbol	Parameter	Conditions	Typ ⁽¹⁾	Max ⁽²⁾			
			T _A = 25 °C	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
I _{DD_STBY}	Supply current in Standby mode	Low-speed oscillator (LSE) and RTC ON	2.4	4.0	12.0	24.0	μA
		RTC and LSE OFF	1.8	3.0 ⁽³⁾	11.0	23.0 ⁽³⁾	

- 1. When the PDR is OFF (internal reset is OFF), the typical current consumption is reduced by 1.2 µA.
- 2. Evaluated by characterization, unless otherwise specified.
- 3. Evaluated by test in production.

Table 30. Typical and maximum current consumption in Standby mode - V_{DD} =3.3 V

Symbol	Parameter	Conditions	Typ ⁽¹⁾	Max ⁽²⁾			Uni
			T _A = 25 °C	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	t
I _{DD_STBY}	Supply current in Standby mode	Low-speed oscillator (LSE) and RTC ON	2.8	5.0	14.0	28.0	μA
		RTC and LSE OFF	2.1	4.0 ⁽³⁾	13.0	27.0 ⁽³⁾	μΑ

- 1. When the PDR is OFF (internal reset is OFF), the typical current consumption is reduced by 1.2 μ A.
- 2. Evaluated by characterization, unless otherwise specified.
- 3. Evaluated by test in production.

Table 31. Typical and maximum current consumptions in V_{BAT} mode

Symbol		neter Conditions ⁽¹⁾	Тур			Ma		
	Parameter		T _A = 25 °C			T _A = 85 °C	T _A = 105 °C	Uni
			V _{BAT} = 1.7 V	V _{BAT} = 2.4 V	V _{BAT} = 3.3 V	V _{BAT} =	: 3.6 V	ί
I _{DD_VBA}	Backup domain supply current	Low-speed oscillator (LSE) and RTC ON	0.66	0.76	0.97	3.0	5.0	μΑ
		RTC and LSE OFF	0.1	0.1	0.1	2.0	4.0	

- 1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a C_L of 6 pF for typical values.
- 2. Evaluated by characterization.




Figure 21. Typical V_{BAT} current consumption (LSE and RTC ON)

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull resistors generate current consumption when the pin is externally held to the opposite level. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 54: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 33: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O

pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DD} is the MCU supply voltage

 f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT}$

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

Table 32. Switching output I/O current consumption

Symbol	Parameter	Conditions ⁽¹⁾	I/O toggling frequency (f _{SW})	Тур	Unit
			2 MHz	0.05	
			8 MHz	0.15	
		V _{DD} = 3.3 V	25 MHz	0.45	
		C = C _{INT}	50 MHz	0.85	
			60 MHz	1.00	
			84 MHz	1.40	
			2 MHz	0.10	
			8 MHz	0.35	
		$V_{DD} = 3.3 V$ $C_{EXT} = 0 pF$	25 MHz	1.05	
		$C = C_{INT} + C_{EXT} + C_{S}$	50 MHz	2.20	mA
			60 MHz	2.40	
			84 MHz	3.55	
			2 MHz	0.20	
IDDIO	I/O switching current		8 MHz	0.65	
		V _{DD} = 3.3 V C _{EXT} =10 pF	25 MHz	1.85	
		$C = C_{INT} + C_{EXT} + C_{S}$	50 MHz	2.45	
		IIII EXI O	60 MHz	4.70	
			84 MHz	8.80	
			2 MHz	0.25	
		V _{DD} = 3.3 V	8 MHz	1.00	
		C _{EXT} = 22 pF	25 MHz	3.45	
		$C = C_{INT} + C_{EXT} + C_{S}$	50 MHz	7.15	
			60 MHz	11.55	
			2 MHz	0.32	
		$V_{DD} = 3.3 \text{ V}$ $C_{EXT} = 33 \text{ pF}$	8 MHz	1.27	
		$C = C_{INT} + C_{EXT} + C_{S}$	25 MHz	3.88	
		27.1	50 MHz	12.34	

^{1.} C_S is the PCB board capacitance including the pad pin. C_S = 7 pF (estimated value).

On-chip peripheral current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- The ART accelerator is ON.
- Voltage Scale 2 mode selected, internal digital voltage V12 = 1.26 V.
- HCLK is the system clock at 84 MHz. f_{PCLK1} = f_{HCLK}/2, and f_{PCLK2} = f_{HCLK}.
 The given value is calculated by measuring the difference of current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- Ambient operating temperature is 25 °C and V_{DD}=3.3 V.

Table 33. Peripheral current consumption

Periph	neral	I _{DD} (typ)	Unit
	GPIOA	1.55	
	GPIOB	1.55	
	GPIOC	1.55	
	GPIOD	1.55	
AHB1 (up to 84 MHz)	GPIOE	1.55	μΑ/MHz
(up to 64 MHz)	GPIOH	1.55	
	CRC	0.36	
	DMA1	20.24	
	DMA2	21.07	
	TIM2	11.19	
	TIM3	8.57	
	TIM4	8.33	
	TIM5	11.19	
	PWR	0.71	
APB1	USART2	3.33	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
(up to 42 MHz)	I2C1/2/3	3.10	μΑ/MHz
	SPI2 ⁽¹⁾	2.62	
	SPI3 ⁽¹⁾	2.86	
	1282	1.90	
	1283	1.67	
	WWDG	0.71	
AHB2 (up to 84 MHz)	OTG_FS	23.93	μ A /MHz

Perip	heral	I _{DD} (typ)	Unit
	TIM1	5.71	
	TIM9	2.86	
	TIM10	1.79	
	TIM11	2.02	
4550	ADC1 ⁽²⁾	2.98	
APB2 (up to 84 MHz)	SPI1	1.19	μA/MHz
(ap to 0 1 mm 12)	USART1	3.10	
	USART6	2.86	
	SDIO	5.95	
	SPI4	1.31	
	SYSCFG	0.71	

Table 33. Peripheral current consumption (continued)

6.3.7 Wake-up time from low-power modes

The wake-up times given in *Table 34* are measured starting from the wake-up event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep modes: the wake-up event is WFE.
- WKUP (PA0) pin is used to wake-up from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and V_{DD} =3.3 V.

Symbol	Parameter	Min ⁽¹⁾	Typ ⁽¹⁾	Max ⁽¹⁾	Unit
t _{WUSLEEP} (2)	Wake-up from Sleep mode	-	4	6	CPU clock cycle
	Wake-up from Stop mode, usage of main regulator	-	13.5	14.5	
t _{wustop} (2)	Wake-up from Stop mode, usage of main regulator, flash memory in Deep power down mode	-	105	111	
'WUSTOP'	Wake-up from Stop mode, regulator in low power mode	-	21	33	μs
	Wake-up from Stop mode, regulator in low power mode, flash memory in Deep power down mode	-	113	130	
twustdby ⁽²⁾⁽³⁾	Wake-up from Standby mode	-	314	407	μs

Table 34. Low-power mode wake-up timings⁽¹⁾

- 1. Evaluated by characterization.
- 2. The wake-up times are measured from the wake-up event to the point in which the application code reads the first instruction.
- 3. t_{WUSTDBY} maximum value is given at -40 °C.



^{1.} I2SMOD bit set in SPI_I2SCFGR register, and then the I2SE bit set to enable I2S peripheral.

When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA for the analog part.

6.3.8 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the *Table 54*. However, the recommended clock input waveform is shown in *Figure 22*.

The characteristics given in *Table 35* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 14*.

Symbol **Parameter Conditions** Min Typ Max Unit External user clock source 50 MHz f_{HSE ext} frequency⁽¹⁾ OSC IN input pin high level voltage $V_{DD} \\$ V_{HSEH} $0.7V_{DD}$ ٧ OSC IN input pin low level voltage $0.3V_{DD}$ V_{HSEL} V_{SS} tw(HSE) OSC IN high or low time(1) 5 t_{w(HSE)} ns t_{r(HSE)} OSC IN rise or fall time(1) 10 t_{f(HSE)} OSC_IN input capacitance⁽¹⁾ $C_{in(HSE)}$ 5 pF DuCy_(HSE) Duty cycle 45 55 % OSC IN Input leakage current $V_{SS} \leq V_{IN} \leq V_{DD}$ μΑ

Table 35. High-speed external user clock characteristics

Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the *Table 54*. However, the recommended clock input waveform is shown in *Figure 23*.

The characteristics given in *Table 36* result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 14*.


^{1.} Specified by design.

Table 36. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User External clock source frequency ⁽¹⁾		-	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3V _{DD}	
$t_{w(LSE)} \ t_{f(LSE)}$	OSC32_IN high or low time ⁽¹⁾		450	-	-	ns
$t_{r(LSE)} \ t_{f(LSE)}$	OSC32_IN rise or fall time ⁽¹⁾		-	-	50	113
C _{in(LSE)}	OSC32_IN input capacitance ⁽¹⁾	-	-	5	-	pF
DuCy _(LSE)	Duty cycle	-	30	-	70	%
IL	OSC32_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μA

^{1.} Specified by design.

Figure 22. High-speed external clock source AC timing diagram






Figure 23. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 37*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 07: 110E 4-20 Mill2 Oscillator Characteristics						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency	-	4	-	26	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
	HSE current consumption	V_{DD} =3.3 V, ESR= 30 Ω , C_L =5 pF @25 MHz	-	450	-	
I _{DD}	TISE current consumption	V_{DD} =3.3 V, ESR= 30 Ω , C_L =10 pF @25 MHz	-	530	-	μΑ
G _{m_crit_max}	Maximum critical crystal g _m	Startup	-	-	1	mA/V
t _{SU(HSE)} ⁽²⁾	Startup time	V _{DD} is stabilized	-	2	-	ms

Table 37. HSE 4-26 MHz oscillator characteristics⁽¹⁾

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 24*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF



^{1.} Specified by design.

t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

can be used as a rough estimate of the combined pin and board capacitance) when sizing $C_{l,1}$ and $C_{l,2}$.

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 24. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 38*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

	(-LSE					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R_{F}	Feedback resistor	-	-	18.4	-	MΩ
I _{DD}	LSE current consumption	-	-	-	1	μΑ
G _m _crit_max	Maximum critical crystal g _m	Startup	-	-	0.56	μA/V
t _{SU(LSE)} ⁽²⁾	startup time	V _{DD} is stabilized	-	2	-	S

Table 38. LSE oscillator characteristics (f_{LSE} = 32.768 kHz) ⁽¹⁾

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

^{1.} Specified by design.

t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is evaluated by characterization. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Resonator with integrated capacitors OSC32 IN fLSE Bias 32.768 kHz controlled resonator gain OSC32 OUT STM32F ai17531

Figure 25. Typical application with a 32.768 kHz crystal

6.3.9 Internal clock source characteristics


The parameters given in Table 39: HSI oscillator characteristics and Table 40: LSI oscillator characteristics are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in Table 14: General operating conditions.

High-speed internal (HSI) RC oscillator

Symbol Conditions Parameter Min Тур Max Unit 16 MHz f_{HSI} Frequency HSI user trimming step⁽²⁾ 1 % $T_A = -40 \text{ to } 105 \, ^{\circ}\text{C}^{(3)}$ 4.5 % -8 **ACC_{HSI}** Accuracy of the HSI oscillator $T_A = -10 \text{ to } 85^{\circ(3)}$ -4 4 % $T_A = 25 \, ^{\circ}C^{(4)}$ -1 1 % $t_{su(HSI)}^{(2)}$ HSI oscillator startup time 2.2 4 μs HSI oscillator power I_{DD(HSI)}⁽²⁾ 60 80 μΑ consumption

Table 39. HSI oscillator characteristics (1)

- 1. V_{DD} = 3.3 V, PLL OFF, T_A = -40 to 105 °C unless otherwise specified.
- 2. Specified by design.
- 3. Evaluated by characterization.
- 4. Factory calibrated, parts not soldered.



1. Evaluated by characterization.

DS10086 Rev 4 80/138

Low-speed internal (LSI) RC oscillator

Table 40. LSI oscillator characteristics (1)

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI} ⁽²⁾	Frequency	17	32	47	kHz
t _{su(LSI)} (3)	LSI oscillator startup time	-	15	40	μs
I _{DD(LSI)} ⁽³⁾	LSI oscillator power consumption	-	0.4	0.6	μA

- 1. V_{DD} = 3 V, T_A = -40 to 105 °C unless otherwise specified.
- 2. Evaluated by characterization.
- 3. Specified by design.

Figure 27. ACC_{LSI} versus temperature

The state of the

6.3.10 PLL characteristics

The parameters given in *Table 41* and *Table 42* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 14*.

Table 41. Main PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLL_IN}	PLL input clock ⁽¹⁾	-	0.95 ⁽²⁾	1	2.10	
f _{PLL_OUT}	PLL multiplier output clock	-	24	-	84	MHz
f _{PLL48_OUT}	48 MHz PLL multiplier output clock	-	-	48	75	IVII IZ
f _{VCO_OUT}	PLL VCO output	-	192	-	432	

mΑ

0.40

0.85

Symbol	Parameter	Condition	Conditions		Тур	Max	Unit
	DI I la els tima	VCO freq = 192	2 MHz	75	-	200	
t _{LOCK}	OCK PLL lock time		2 MHz	100	-	300	μs
	F		RMS	-	25	-	
Jitter ⁽³⁾	Cycle-to-cycle jitter	System clock	peak to peak	-	±150	-	
Jiller		84 MHz	RMS	-	15	-	ps
	Period Jitter		peak to peak	-	±200	-	
I _{DD(PLL)} ⁽⁴⁾	PLL power consumption on V _{DD}	VCO freq = 192 VCO freq = 432		0.15 0.45	-	0.40 0.75	

Table 41. Main PLL characteristics (continued)

VCO freq = 192 MHz

VCO freq = 432 MHz

0.30

0.55

I_{DDA(PLL)}⁽⁴⁾

PLL power consumption on V_{DDA}

Table 42. PLLI2S (audio PLL) characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f _{PLLI2S_IN}	PLLI2S input clock ⁽¹⁾	-	-		1	2.10	
f _{PLLI2S_OUT}	PLLI2S multiplier output clock	-		-	-	216	MHz
f _{VCO_OUT}	PLLI2S VCO output	-		192	-	432	
+	PLLI2S lock time	VCO freq = 192 M	Hz	75	-	200	116
t _{LOCK}	PLLIZS IOCK (IIIIe	VCO freq = 432 M	Hz	100	-	300	μs
		Cycle to cycle at	RMS	-	90	-	-
		12.288 MHz on 48 KHz period, N=432, R=5 peak		-	±280	-	
Jitter ⁽³⁾	Master I2S clock jitter	Average frequency 12.288 MHz N = 432, R = 5 on 1000 samples	of	-	90	-	ps
	WS I2S clock jitter	Cycle to cycle at 4 on 1000 samples	Cycle to cycle at 48 KHz		400	-	
I _{DD(PLLI2S)} (4)	PLLI2S power consumption on V_{DD}	VCO freq = 192 MHz VCO freq = 432 MHz		0.15 0.45	-	0.40 0.75	- mA
I _{DDA(PLLI2S)} ⁽⁴⁾	PLLI2S power consumption on V_{DDA}	VCO freq = 192 M VCO freq = 432 M		0.30 0.55	-	0.40 0.85	IIIA

^{1.} Take care of using the appropriate division factor M to have the specified PLL input clock values.

Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.

^{2.} Specified by design.

^{3.} The use of two PLLs in parallel can degrade the Jitter up to +30%.

^{4.} Evaluated by characterization.

- 2. Specified by design.
- 3. Value given with main PLL running.
- 4. Evaluated by characterization.

6.3.11 PLL spread spectrum clock generation (SSCG) characteristics

The spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic interferences(see *Table 49: EMI characteristics for WLCSP49*). It is available only on the main PLL.

Table 43. SSCG parameters constraint

Symbol	Parameter	Min	Тур	Max ⁽¹⁾	Unit
f _{Mod}	Modulation frequency	-	-	10	KHz
md	Peak modulation depth	0.25	-	2	%
MODEPER * INCSTEP	-	-	-	2 ¹⁵ -1	-

^{1.} Specified by design.

Equation 1

The frequency modulation period (MODEPER) is given by the equation below:

$$MODEPER = round[f_{PLL \ IN} / \ (4 \times f_{Mod})]$$

 $f_{PLL\ IN}$ and f_{Mod} must be expressed in Hz.

As an example:

If f_{PLL_IN} = 1 MHz, and f_{MOD} = 1 kHz, the modulation depth (MODEPER) is given by equation 1:

MODEPER = round[
$$10^6 / (4 \times 10^3)$$
] = 250

Equation 2

Equation 2 allows to calculate the increment step (INCSTEP):

INCSTEP = round[
$$((2^{15} - 1) \times md \times PLLN) / (100 \times 5 \times MODEPER)$$
]

 $f_{VCO\ OUT}$ must be expressed in MHz.

With a modulation depth (md) = ±2 % (4 % peak to peak), and PLLN = 240 (in MHz):

INCSTEP = round[
$$((2^{15}-1)\times 2\times 240)/(100\times 5\times 250)$$
] = 126md(quantitazed)%

An amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of MODPER and INCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:

$$md_{quantized}\% \,=\, (MODEPER \times INCSTEP \times \, 100 \times \, 5) / \,\,\, ((2^{15}-1) \times PLLN)$$

As a result:

84/138

$$md_{quantized}\% = (250 \times 126 \times 100 \times 5) / ((2^{15} - 1) \times 240) = 2.002\%$$
(peak)

DS10086 Rev 4

Figure 28 and *Figure 29* show the main PLL output clock waveforms in center spread and down spread modes, where:

F0 is f_{PLL_OUT} nominal.

 T_{mode} is the modulation period.

md is the modulation depth.

Figure 28. PLL output clock waveforms in center spread mode





Figure 29. PLL output clock waveforms in down spread mode



6.3.12 Memory characteristics

Flash memory

The characteristics are given at $T_A = -40$ to 105 °C unless otherwise specified.

The devices are shipped to customers with the Flash memory erased.

Table 44. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Write / Erase 8-bit mode, V _{DD} = 1.7 V	-	5	-	
I_{DD}	Supply current	Write / Erase 16-bit mode, V_{DD} = 2.1 V	-	8	-	mA
		Write / Erase 32-bit mode, V _{DD} = 3.3 V	-	12	-	

Table 45. Flash memory programming

Symbol	Parameter Conditions		Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit	
t _{prog}	Word programming time	Program/erase parallelism (PSIZE) = x 8/16/32	-	16	100 ⁽²⁾	μs	
		Program/erase parallelism (PSIZE) = x 8	-	400	800		
t _{ERASE16KB}	Sector (16 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	300	600	ms	
		Program/erase parallelism (PSIZE) = x 32	-	250	500		
		Program/erase parallelism (PSIZE) = x 8	-	1200	2400		
t _{ERASE64KB}	Sector (64 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	700	1400	ms	
		Program/erase parallelism (PSIZE) = x 32	-	550	1100		
	Sector (128 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	2	4		
t _{ERASE128KB}		Program/erase parallelism (PSIZE) = x 16	-	1.3	2.6	s	
		Program/erase parallelism (PSIZE) = x 32	-	1	2		
		Program/erase parallelism (PSIZE) = x 8	-	8	16		
t _{ME}	Mass erase time	Program/erase parallelism (PSIZE) = x 16	-	5.5	11	S	
		Program/erase parallelism (PSIZE) = x 32	-	4	8		
		32-bit program operation	2.7	-	3.6	٧	
V_{prog}	Programming voltage	16-bit program operation	2.1	-	3.6	V	
		8-bit program operation	1.7	-	3.6	V	

^{1.} Evaluated by characterization.

Table 46. Flash memory programming with V_{PP} voltage

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
t _{prog}	Double word programming		-	16	100 ⁽²⁾	μs
t _{ERASE16KB}	Sector (16 KB) erase time	T _A = 0 to +40 °C	-	230	-	
t _{ERASE64KB}	Sector (64 KB) erase time	V _{DD} = 3.3 V	-	490	-	ms
t _{ERASE128KB}	Sector (128 KB) erase time	V _{PP} = 8.5 V	-	875	-	
t _{ME}	Mass erase time		-	1.750	-	S
V _{prog}	Programming voltage	-	2.7	-	3.6	V



^{2.} The maximum programming time is measured after 100K erase operations.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{PP}	V _{PP} voltage range	-	7	-	9	V
I _{PP} Minimum current sunk on the V _{PP} pin		-	10	-	-	mA
$t_{VPP}^{(3)}$	Cumulative time during which V _{PP} is applied	-	-	-	1	hour

Table 46. Flash memory programming with V_{PP} voltage (continued)

- 1. Specified by design.
- 2. The maximum programming time is measured after 100K erase operations.
- 3. V_{PP} should only be connected during programming/erasing.

Table 47. Flash memory endurance and data retention

Cumbal	Parameter	Conditions	Value	Unit
Symbol	raiametei	Conditions	Max ⁽¹⁾	-
N _{END}	Endurance	$T_A = -40$ to +85 °C (6 suffix versions) $T_A = -40$ to +105 °C (7 suffix versions)	10	Kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	
t _{RET}	Data retention	1 kcycle ⁽²⁾ at T _A = 105 °C	10	Years
		10 kcycles ⁽²⁾ at T _A = 55 °C	20	

- 1. Specified by design.
- 2. Cycling performed over the whole temperature range.

6.3.13 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 48*. They are based on the EMS levels and classes defined in application note AN1709.

типо то — по отпинения — по развиде							
Symbol	Parameter	Conditions	Level/ Class				
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, LQFP100, WLCSP49, T_A = +25 °C, f_{HCLK} = 84 MHz, conforms to IEC 61000-4-2	2B				
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	$V_{DD} = 3.3$ V, LQFP100, WLCSP49, $T_A = +25$ °C, $f_{HCLK} = 84$ MHz, conforms to IEC 61000-4-4	4A				

Table 48. EMS characteristics for LQFP100 package

When the application is exposed to a noisy environment, it is recommended to avoid pin exposition to disturbances. The pins showing a middle range robustness are: PA0, PA1, PA2, on LQFP100 packages and PDR ON on WLCSP49.

As a consequence, it is recommended to add a serial resistor (1 $k\Omega$ maximum) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

1.5

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

SAE EMI Level

Max vs. Monitored [f_{HSE}/f_{CPU}] **Symbol Parameter Conditions** Unit frequency band 8/84 MHz 0.1 to 30 MHz -4 30 to 130 MHz -4 $dB\mu V$ V_{DD} = 3.6 V, T_A = 25 °C, conforming to $\mathsf{S}_{\mathsf{EMI}}$ Peak level IEC61967-2 130 MHz to 1 GHz -2

Table 49. EMI characteristics for WLCSP49

Table 50. EMI characteristics for LQFP100

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{CPU}] 8/84 MHz	Unit
		Peak level V_{DD} = 3.6 V, T_A = 25 °C, conforming to IEC61967-2	0.1 to 30 MHz	19	
6	Dook lovel		30 to 130 MHz	19	dΒμV
S _{EMI}	Peak level		130 MHz to 1 GHz	11	
			SAE EMI Level	3.5	-

6.3.14 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 51. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C conforming to JESD22-A114	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C conforming to ANSI/ESD STM5.3.1	II	400	V



1. Evaluated by characterization.

Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.

Table 52. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = + 105 °C conforming to JESD78A	II level A

6.3.15 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibilty to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \mu A/+0 \mu A$ range), or other functional failure (for example reset, oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

The test results are given in *Table 53*.

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0 pin	-0	NA	
	Injected current on NRST pin	-0	NA	
I _{INJ}	Injected current on PB3, PB4, PB5, PB6, PB7, PB8, PB9, PC13, PC14, PC15, PH1, PDR_ON, PC0, PC1,PC2, PC3, PD1, PD5, PD6, PD7, PE0, PE2, PE3, PE4, PE5, PE6	-0	NA	mA
	Injected current on any other FT pin	- 5	NA	
	Injected current on any other pins	– 5	+5	

Table 53. I/O current injection susceptibility⁽¹⁾

Note:

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

6.3.16 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 54* are derived from tests performed under the conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

Note:

For information on GPIO configuration, refer to the application note AN4899 "STM32 GPIO configuration for hardware settings and low-power consumption", available from www.st.com.

Table 54. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	FT, and NRST I/O input low level voltage	1.7 V≤V _{DD} ≤3.6 V	-	-	0.3V _{DD} ⁽¹⁾	
V _{IL}	BOOT0 I/O input low level voltage	1.75 V≤V _{DD} ≤ 3.6 V, -40 °C≤T _A ≤ 105 °C	-	-	0.1V _{DD} +0.1	٧
		1.7 V≤V _{DD} ≤3.6 V, 0 °C≤T _A ≤ 105 °C		-	0.100.0.1	
	FT and NRST I/O input high level voltage ⁽⁵⁾	1.7 V≤V _{DD} ≤3.6 V	0.7V _{DD} ⁽²⁾	-	-	
V _{IH}	BOOT0 I/O input high level voltage	1.75 V≤V _{DD} ≤3.6 V, -40 °C≤T _A ≤ 105 °C			_	٧
		1.7 V≤V _{DD} ≤3.6 V, 0 °C≤T _A ≤ 105 °C	. O. 17 V DD 10.7	-		



^{1.} NA = not applicable.

Symbol	Para	meter	Conditions	Min	Тур	Max	Unit
	FT and NRST I hysteresis	/O input	1.7 V≤V _{DD} ≤3.6 V	-	10% V _{DD} ⁽³⁾	-	٧
V _{HYS}	BOOTO I/O inno	ut hveteresis	1.75 V≤V _{DD} ≤3.6 V, -40 °C≤T _A ≤ 105 °C	_	100	_	mV
	BOOT0 I/O input hysteresis		1.7 V≤V _{DD} ≤3.6 V, 0 °C≤T _A ≤ 105 °C	_	100	-	111 V
I _{lkg}	I/O input leakage current (4)		$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	
	I/O FT input leakage current (5)		V _{IN} = 5 V	-	-	3	μA
R _{PU}	Weak pull-up equivalent resistor ⁽⁶⁾ Weak pull-down equivalent resistor ⁽⁷⁾ All pins except for PA10 (OTG_FS_ID) All pins except for PA10 (OTG_FS_ID) PA10 (OTG_FS_ID) PA10 (OTG_FS_ID)	$V_{IN} = V_{SS}$	30	40	50		
		-	22	7	10	14	kΩ
R _{PD}		for PA10	$V_{IN} = V_{DD}$	30	40	50	N22
			7	10	14		
C _{IO} (8)	I/O pin capacita	nce	-	-	5	-	pF

Table 54. I/O static characteristics (continued)

- 1. Evaluated by test in production.
- 2. Specified by design.
- 3. With a minimum of 200 mV.
- Leakage could be higher than the maximum value, if negative current is injected on adjacent pins, Refer to Table 53: I/O current injection susceptibility
- To sustain a voltage higher than VDD +0.3 V, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to *Table 53: I/O current injection* susceptibility
- 6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum (~10% order).
- Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum (~10% order).
- 8. Hysteresis voltage between Schmitt trigger switching levels. Evaluated by characterization.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in *Figure 30*.




Figure 30. FT I/O input characteristics

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}) except PC13, PC14 and PC15 which can sink or source up to ± 3 mA. When using the PC13 to PC15 GPIOs in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*. In particular:

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 12*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 12*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 55* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	CMOS port ⁽²⁾	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I_{IO} = +8 mA 2.7 V \leq V _{DD} \leq 3.6 V	V _{DD} -0.4	-	V
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I_{IO} =+8 mA 2.7 V \leq V _{DD} \leq 3.6 V	2.4	-	V
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	I _{IO} = +20 mA	-	1.3 ⁽⁴⁾	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	2.7 V ≤V _{DD} ≤3.6 V	V _{DD} -1.3 ⁽⁴⁾	-	v
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	I _{IO} = +6 mA	-	0.4 ⁽⁴⁾	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	1.8 V ≤V _{DD} ≤3.6 V	V _{DD} -0.4 ⁽⁴⁾	-	v
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	I _{IO} = +4 mA	-	0.4 ⁽⁵⁾	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	1.7 V ≤V _{DD} ≤3.6 V	V _{DD} -0.4 ⁽⁵⁾	-	\ \ \

Table 55. Output voltage characteristics

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 31* and , respectively.

Unless otherwise specified, the parameters given in *Table 56* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 14*.

OSPEEDRy [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
			C _L = 50 pF, V _{DD} ≥ 2.70 V	-	-	4	
	£	Maximum frequency ⁽³⁾	C _L = 50 pF, V _{DD} ≥ 1.7 V	-	-	2	MHz
	† _{max(IO)out}	Maximum nequency.	C _L = 10 pF, V _{DD} ≥ 2.70 V	-	-	8	IVITZ
00			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	4	
	t _{f(IO)out} / t _{r(IO)out}	Output high to low level fall time and output low to high level rise time	C _L = 50 pF, V _{DD} = 1.7 V to 3.6 V	-	-	100	ns

Table 56. I/O AC characteristics⁽¹⁾⁽²⁾

The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 12*.
 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in *Table 12* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD} .

^{4.} Evaluated by characterization.

^{5.} Specified by design.

Table 56. I/O AC characteristics⁽¹⁾⁽²⁾ (continued)

OSPEEDRy [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	f			C _L = 50 pF, V _{DD} ≥ 2.70 V	-	-	25	
		Maximum frequency ⁽³⁾	C _L = 50 pF, V _{DD} ≥ 1.7 V	-	-	12.5	MHz	
	f _{max(IO)out}	iviaximum requericy.	C _L = 10 pF, V _{DD} ≥ 2.70 V	-	-	50	IVIITZ	
01			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	20		
01			C _L = 50 pF, V _{DD} ≥2.7 V	-	-	10		
	t _{f(IO)out} /	Output high to low level fall time and output low to high	C _L = 50 pF, V _{DD} ≥ 1.7 V	-	-	20	ns	
	t _{r(IO)out}	evel rise time	C _L = 10 pF, V _{DD} ≥ 2.70 V	-	-	6	115	
			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	10		
			C _L = 40 pF, V _{DD} ≥ 2.70 V	-	-	50 ⁽⁴⁾		
	£	Maximum frequency C C C C Output high to low level fall	C _L = 40 pF, V _{DD} ≥ 1.7 V	-	-	25	NALI-	
	f _{max(IO)out}		C _L = 10 pF, V _{DD} ≥ 2.70 V	-	-	100 ⁽⁴⁾	MHz	
40			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	50 ⁽⁴⁾		
10			C _L = 40 pF, V _{DD} ≥ 2.70 V	-	-	6		
	t _{f(IO)out} /		Output high to low level fall time and output low to high	C _L = 40 pF, V _{DD} ≥ 1.7 V	-	-	10	
	t _{r(IO)out}	level rise time	C _L = 10 pF, V _{DD} ≥ 2.70 V	-	-	4	ns	
			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	6		
			C _L = 30 pF, V _{DD} ≥ 2.70 V	-	-	100 ⁽⁴⁾		
	_	Maximum fraguancy(3)	C _L = 30 pF, V _{DD} ≥ 1.7 V	-	-	50 ⁽⁴⁾	NALI-	
	rmax(IO)out	Maximum frequency ⁽³⁾	C _L = 10 pF, V _{DD} ≥ 2.70 V	-	-	180 ⁽⁴⁾	MHz	
11			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	100 ⁽⁴⁾		
11			C _L = 30 pF, V _{DD} ≥ 2.70 V	-	-	4		
lf(IO)out/ t	t _{f(IO)out} /	Output high to low level fall time and output low to high	C _L = 30 pF, V _{DD} ≥ 1.7 V	-	-	6	ns	
	level rise time	C _L = 10 pF, V _{DD} ≥ 2.70 V	-	-	2.5	115		
			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	4		
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	10	1	-	ns	

^{1.} Evaluated by characterization.

^{2.} The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F4xx reference manual for a description of the GPIOx_SPEEDR GPIO port output speed register.

^{3.} The maximum frequency is defined in *Figure 31*.

^{4.} For maximum frequencies above 50 MHz and V_{DD} > 2.4 V, the compensation cell should be used.




Figure 31. I/O AC characteristics definition

6.3.17 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PLI} (see *Table 54*).

Unless otherwise specified, the parameters given in *Table 57* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 14*. Refer to *Table 54: I/O static characteristics* for the values of VIH and VIL for NRST pin.

Unit **Symbol Conditions Parameter** Min Typ Max Weak pull-up equivalent R_{PU} $V_{IN} = V_{SS}$ 30 40 50 $k\Omega$ resistor⁽¹⁾ V_{F(NRST)}⁽²⁾ NRST Input filtered pulse 100 ns V_{NF(NRST)}⁽²⁾ NRST Input not filtered pulse $V_{DD} > 2.7 \text{ V}$ 300 ns Internal Reset Generated reset pulse duration 20 T_{NRST_OUT} μs source

Table 57. NRST pin characteristics

2. Specified by design.

^{1.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).




Figure 32. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The external capacitor must be placed as close as possible to the device.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 57. Otherwise the reset is not taken into account by the device.

6.3.18 TIM timer characteristics

The parameters given in Table 58 are specified by design.

Refer to Section 6.3.16: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	neter Conditions ⁽³⁾ M		Max	Unit
		AHB/APBx prescaler=1	1	-	t _{TIMxCLK}
t _{res(TIM)}	Timer resolution time	or 2 or 4, f _{TIMxCLK} = 84 MHz	11.9	-	ns
165(11111)		AHB/APBx prescaler>4,	1	-	t _{TIMxCLK}
		f _{TIMxCLK} = 84 MHz	11.9	-	ns
f	Timer external clock		0	f _{TIMxCLK} /2	MHz
f _{EXT}	frequency on CH1 to CH4	f _{TIMxCLK} = 84 MHz	0	42	MHz
Res _{TIM}	Timer resolution		-	16/32	bit
t _{COUNTER}	16-bit counter clock period when internal clock is selected	f _{TIMxCLK} = 84 MHz	0.0119	780	μs
+	Maximum possible count with	-	-	65536 × 65536	t _{TIMxCLK}
t _{MAX_COUNT}	32-bit counter	f _{TIMxCLK} = 84 MHz	-	51.1	S

Table 58. TIMx characteristics⁽¹⁾⁽²⁾

- 1. TIMx is used as a general term to refer to the TIM1 to TIM11 timers.
- 2. Specified by design.
- 3. The maximum timer frequency on APB1 is 42 MHz and on APB2 is up to 84 MHz, by setting the TIMPRE bit in the RCC_DCKCFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = HCKL, otherwise TIMxCLK >= 4x PCLKx.

6.3.19 Communications interfaces

I²C interface characteristics

The I2C interface meets the requirements of the standard I²C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" opendrain. When configured as open-drain, the PMOS connected between the I/O pin and VDD is disabled, but is still present.

The I²C characteristics are described in *Table59*. Refer also to *Section 6.3.16*: I/O port characteristics for more details on the input/output alternate function characteristics (SDA and SCL).

The I²C bus interface supports standard mode (up to 100 kHz) and fast mode (up to 400 kHz). The I₂C bus frequency can be increased up to 1 MHz. For more details about the complete solution, please contact your local ST sales representative.

Symbol	Parameter	Standard r	node I ² C ⁽¹⁾	Fast mode	e I ² C ⁽¹⁾⁽²⁾	Unit
Symbol	Parameter	Min	Max	Min	Max	Unit
t _{w(SCLL)}	SCL clock low time	4.7	-	1.3	-	0
t _{w(SCLH)}	SCL clock high time	4.0	-	0.6	-	μs
t _{su(SDA)}	SDA setup time	250	-	100	-	
t _{h(SDA)}	SDA data hold time	0	-	0	900 ⁽³⁾	
$\begin{matrix} t_{r(SDA)} \\ t_{r(SCL)} \end{matrix}$	SDA and SCL rise time	-	1000		300	ns
$t_{f(SDA)} \ t_{f(SCL)}$	SDA and SCL fall time	-	300	1	300	
t _{h(STA)}	Start condition hold time	4.0	-	0.6	-	μs
t _{su(STA)}	Repeated Start condition setup time	4.7	-	0.6	-	μο
t _{su(STO)}	Stop condition setup time	4.0	-	0.6	-	μs
t _{w(STO:STA)}	Stop to Start condition time (bus free)	4.7	-	1.3	-	μs
t _{SP}	Pulse width of the spikes that are suppressed by the analog filter for standard fast mode	0	50 ⁽⁴⁾	0	50 ⁽⁴⁾	ns
C _b	Capacitive load for each bus line	-	400	-	400	pF

Table 59. I²C characteristics

^{1.} Specified by design.

f_{PCLK1} must be at least 2 MHz to achieve standard mode I²C frequencies. It must be at least 4 MHz to achieve fast mode I²C frequencies, and a multiple of 10 MHz to reach the 400 kHz maximum I²C fast mode clock.

^{3.} The maximum data hold time has only to be met if the interface does not stretch the low period of SCL signal.

^{4.} The minimum width of the spikes filtered by the analog filter is above t_{SP} (max).




Figure 33. I²C bus AC waveforms and measurement circuit

- 1. R_S = series protection resistor.
- 2. R_P = external pull-up resistor.
- 3. $V_{DD\ I2C}$ is the I2C bus power supply.

Table 60. SCL frequency (f_{PCLK1} = 42 MHz, V_{DD} = V_{DD_I2C} = 3.3 V)⁽¹⁾⁽²⁾

, , , , , , , , , , , , , , , , , , ,	
f //\	I2C_CCR value
f _{SCL} (kHz)	R _P = 4.7 kΩ
400	0x8019
300	0x8021
200	0x8032
100	0x0096
50	0x012C
20	0x02EE

- 1. R_P = External pull-up resistance, f_{SCL} = I^2C speed
- 2. For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the tolerance on the achieved speed is ±2%. These variations depend on the accuracy of the external components used to design the application.

SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 61* for the SPI interface are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 14*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 61. SPI dynamic characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode, SPI1/4, 2.7 V < V _{DD} < 3.6 V			42	
	f _{SCK} SPI clock frequency	Slave mode, SPI1/4, 2.7 V < V _{DD} < 3.6 V			42	
f _{SCK} 1/t _{c(SCK)}		Slave transmitter/full-duplex mode, SPI1/4, 2.7 V < V _{DD} < 3.6 V	-	-	38 ⁽²⁾	MHz
		Master mode, SPI1/2/3/4, 1.7 V < V _{DD} < 3.6 V			21	
		Slave mode, SPI1/2/3/4, 1.7 V < V _{DD} < 3.6 V			21	
Duty(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode, SPI presc = 2	T _{PCLK} -1.5	T _{PCLK}	T _{PCLK} +1.5	ns
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4T _{PCLK}	-	-	ns
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2T _{PCLK}	-	-	ns
t _{su(MI)}	Data input setup time	Master mode	0	-	-	ns
t _{su(SI)}	Data input setup time	Slave mode	2.5	-	-	ns
t _{h(MI)}	Data input hold time	Master mode	6	-	-	ns
t _{h(SI)}	Data iriput riolu tirrie	Slave mode	2.5	-	-	ns
t _{a(SO})	Data output access time	Slave mode	9	-	20	ns
t _{dis(SO)}	Data output disable time	Slave mode	8	-	13	ns
4	Data output valid time	Slave mode (after enable edge), 2.7 V < V _{DD} < 3.6 V	-	9.5	13	ns
t _{v(SO)}	Data output valid time	Slave mode (after enable edge), 1.7 V < V _{DD} < 3.6 V	-	9.5	17	ns
t	Data output hold time	Slave mode (after enable edge), 2.7 V < V _{DD} < 3.6 V	5.5	1	-	ns
t _{h(SO)}	Data output noid time	Slave mode (after enable edge), 1.7 V < V _{DD} < 3.6 V	3.5	-	-	ns


Table 61. SPI dynamic characteristics⁽¹⁾ (continued)


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{v(MO)}	Data output valid time	Master mode (after enable edge)	-	3	5	ns
t _{h(MO)}	Data output hold time	Master mode (after enable edge)	2	-	-	ns

^{1.} Evaluated by characterization.

NSS input $\cdot \mathsf{t}_{\mathsf{c}(\mathsf{SCK})}$ CPHA=0 SCK input CPOL=0 CPHA=0 CPOL=1 -t_{dis(SO)}-i-MISO output First bit OUT Next bits OUT Last bit OUT ·t_{h(SI)}· MOSI input First bit IN Next bits IN Last bit IN MSv41658V2

Figure 34. SPI timing diagram - slave mode and CPHA = 0





^{2.} Maximum frequency in Slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty(SCK) = 50%

102/138




Figure 36. SPI timing diagram - master mode⁽¹⁾

DS10086 Rev 4

I²S interface characteristics

Unless otherwise specified, the parameters given in *Table 62* for the I^2S interface are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 14*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (CK, SD, WS).

Table 62. I²S dynamic characteristics⁽¹⁾

Symbol	Parameter	er Conditions		Max	Unit
f _{MCK}	I2S Main clock output	-	256x8K	256xFs ⁽²⁾	MHz
f	I2C alook froguency	Master data: 32 bits	-	64xFs	MHz
f _{CK}	I2S clock frequency	Slave data: 32 bits	-	64xFs	IVIITZ
D _{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	%
t _{v(WS)}	WS valid time	Master mode	0	6	
t _{h(WS)}	WS hold time	Master mode	0	-	
t _{su(WS)}	WS setup time	Slave mode	1	-	
t _{h(WS)}	WS hold time	Slave mode	0	-	
t _{su(SD_MR)}	Data input setup time	Master receiver	7.5	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	2	-	ns
t _{h(SD_MR)}	Data input hold time	Master receiver	0	-	
t _{h(SD_SR)}	Data input noid time	Slave receiver	0	-	
t _{v(SD_ST)}		Slave transmitter (after enable edge)	_	27	
t _{h(SD_ST)}	Data output valid time	chart maniferment (anter enable eage)			
$t_{v(SD_MT)}$		Master transmitter (after enable edge)	-	20	
t _{h(SD_MT)}	Data output hold time	Master transmitter (after enable edge)	2.5	-	

^{1.} Evaluated by characterization.

Note: Refer to the I2S section of the reference manual for more details on the sampling frequency (F_S) .

 f_{MCK} , f_{CK} , and D_{CK} values reflect only the digital peripheral behavior. The values of these parameters might be slightly impacted by the source clock precision. D_{CK} depends mainly on the value of ODD bit. The digital contribution leads to a minimum value of (I2SDIV/(2*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2*I2SDIV+ODD). F_{S} maximum value is supported for each mode/condition.

^{2.} The maximum value of 256xFs is 42 MHz (APB1 maximum frequency).




Figure 37. I²S slave timing diagram (Philips protocol)⁽¹⁾

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 38. I²S master timing diagram (Philips protocol)⁽¹⁾

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first 1. byte.

DS10086 Rev 4 104/138

USB OTG full speed (FS) characteristics

This interface is present in USB OTG FS controller.

Table 63. USB OTG FS startup time

Symbol	Parameter	Max	Unit
t _{STARTUP} ⁽¹⁾	USB OTG FS transceiver startup time	1	μs

^{1.} Specified by design.

Table 64. USB OTG FS DC electrical characteristics

Symbol		Parameter	Conditions	Min. ⁽¹⁾	Тур.	Max. ⁽¹⁾	Unit
	V_{DD}	USB OTG FS operating voltage	-	3.0 ⁽²⁾	-	3.6	٧
Input	V _{DI} ⁽³⁾	Differential input sensitivity	I(USB_FS_DP/DM)	0.2	-	-	
levels	V _{CM} ⁽³⁾	Differential common mode range	Includes V _{DI} range	0.8	-	2.5	V
	V _{SE} ⁽³⁾	Single ended receiver threshold	-	1.3	-	2.0	
Output	V_{OL}	Static output level low	R_L of 1.5 kΩ to 3.6 $V^{(4)}$	-	-	0.3	V
levels	V _{OH}	Static output level high	R_L of 15 k Ω to $V_{SS}^{(4)}$	2.8	-	3.6	V
R _F	PD O	PA11, PA12 (USB_FS_DM/DP)	V _{IN} = V _{DD}	17	21	24	
		PA9 (OTG_FS_VBUS)	_VBUS)		1.1	2.0	kΩ
R _{PU}		PA11, PA12 (USB_FS_DM/DP)	V _{IN} = V _{SS}	1.5	1.8	2.1	K32
		PA9 (OTG_FS_VBUS)	V _{IN} = V _{SS}	0.25	0.37	0.55	

^{1.} All the voltages are measured from the local ground potential.

Note:

When VBUS sensing feature is enabled, PA9 should be left at their default state (floating input), not as alternate function. A typical 200 μ A current consumption of the embedded sensing block (current to voltage conversion to determine the different sessions) can be observed on PA9 when the feature is enabled.

^{2.} The USB OTG FS functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics which are degraded in the 2.7-to-3.0 V $\rm V_{DD}$ voltage range.

^{3.} Specified by design.

^{4.} R_L is the load connected on the USB OTG FS drivers.




Figure 39. USB OTG FS timings: definition of data signal rise and fall time

Table 65. USB OTG FS electrical characteristics⁽¹⁾

	Driver characteristics							
Symbol	Parameter	Conditions	Min	Max	Unit			
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns			
t _f	Fall time ⁽²⁾	C _L = 50 pF	4	20	ns			
t _{rfm}	Rise/ fall time matching	t _r /t _f	90	110	%			
V _{CRS}	Output signal crossover voltage	-	1.3	2.0	V			

^{1.} Specified by design.

6.3.20 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 66* are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 14*.

Table 66. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Power supply	V _{DDA} –V _{REF+} < 1.2 V	1.7 ⁽¹⁾	-	3.6	
V _{REF+}	Positive reference voltage		1.7 ⁽¹⁾	-	V_{DDA}	٧
V _{REF-}	Negative reference voltage	-	-	0	-	
f _{ADC}	ADC clock frequency	$V_{DDA} = 1.7^{(1)}$ to 2.4 V	0.6	15	18	MHz
		V _{DDA} = 2.4 to 3.6 V	0.6	30	36	MHz
f _{TRIG} ⁽²⁾	External trigger frequency	f _{ADC} = 30 MHz, 12-bit resolution	-	-	1764	kHz
		-	-	-	17	1/f _{ADC}
V _{AIN}	Conversion voltage range ⁽³⁾	-	0 (V _{SSA} or V _{REF-} tied to ground)	-	V _{REF+}	V
R _{AIN} ⁽²⁾	External input impedance	See <i>Equation 1</i> for details	-	-	50	κΩ
R _{ADC} ⁽²⁾⁽⁴⁾	Sampling switch resistance	-	-	1	6	κΩ

Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

Table 66. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C _{ADC} ⁽²⁾	Internal sample and hold capacitor		-	4	7	pF
t _{lat} (2)	Injection trigger conversion latency	f _{ADC} = 30 MHz	-	-	0.100	μs
		-	-	-	3 ⁽⁵⁾	1/f _{ADC}
t _{latr} (2)	Regular trigger conversion latency	f _{ADC} = 30 MHz	-	ı	0.067	μs
		-	1	i	2 ⁽⁵⁾	1/f _{ADC}
t _S ⁽²⁾	Sampling time	f _{ADC} = 30 MHz	0.100	ı	16	μs
		-	3	ı	480	1/f _{ADC}
t _{STAB} ⁽²⁾	Power-up time	-	-	2	3	μs
	Total conversion time (including sampling time)	f _{ADC} = 30 MHz 12-bit resolution	0.50	1	16.40	μs
t _{CONV} ⁽²⁾		f _{ADC} = 30 MHz 10-bit resolution	0.43	-	16.34	μs
		f _{ADC} = 30 MHz 8-bit resolution	0.37	-	16.27	μs
		f _{ADC} = 30 MHz 6-bit resolution	0.30	-	16.20	μs
		9 to 492 (t _S for sampling +n-bit resolution for successive approximation)				
	Sampling rate (f _{ADC} = 30 MHz, and t _S = 3 ADC cycles)	12-bit resolution Single ADC	-	-	2	Msps
f _S ⁽²⁾		12-bit resolution Interleave Dual ADC mode	-	-	3.75	Msps
		12-bit resolution Interleave Triple ADC mode	-	-	6	Msps
I _{VREF+} (2)	ADC V _{REF} DC current consumption in conversion mode	-	-	300	500	μA
I _{VDDA} ⁽²⁾	ADC V _{DDA} DC current consumption in conversion mode	-	-	1.6	1.8	mA

V_{DDA} minimum value of 1.7 V is possible with the use of an external power supply supervisor (refer to Section 3.14.2: Internal reset OFF).

^{2.} Evaluated by characterization.

^{3.} V_{REF+} is internally connected to V_{DDA} and V_{REF-} is internally connected to V_{SSA} .

^{4.} R_{ADC} maximum value is given for V_{DD} =1.7 V, and minimum value for V_{DD} =3.3 V.

^{5.} For external triggers, a delay of $1/f_{PCLK2}$ must be added to the latency specified in *Table 66*.

Equation 1: R_{AIN} max formula

$$R_{AIN} = \frac{(k-0.5)}{f_{ADC} \times C_{ADC} \times In(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC_SMPR1 register.

Table 67. ADC accuracy at f_{ADC} = 18 MHz

7 ABO					
Symbol	Parameter	Test conditions	Тур	Max ⁽¹⁾	Unit
ET	Total unadjusted error		±3	±4	
EO	Offset error	f_{ADC} =18 MHz V_{DDA} = 1.7 to 3.6 V	±2	±3	
EG	Gain error	$V_{REF} = 1.7 \text{ to } 3.6 \text{ V}$	±1	±3	LSB
ED	Differential linearity error	$V_{DDA} - V_{REF} < 1.2 V$	±1	±2	•
EL	Integral linearity error		±2	±3	•

^{1.} Evaluated by characterization.

Table 68. ADC accuracy at f_{ADC} = 30 MHz

		HOUSE ADC			
Symbol	Parameter	Test conditions	Тур	Max ⁽¹⁾	Unit
ET	Total unadjusted error		±2	±5	
EO	Offset error	f _{ADC} = 30 MHz, R _{AIN} < 10 kΩ	±1.5	±2.5	
EG	Gain error	$V_{DDA} = 2.4 \text{ to } 3.6 \text{ V},$	±1.5	±4	LSB
ED	Differential linearity error	V _{REF} = 1.7 to 3.6 V, V _{DDA} –V _{REF} < 1.2 V	±1	±2	
EL	Integral linearity error	DDA INCI	±1.5	±3	

^{1.} Evaluated by characterization.

Table 69. ADC accuracy at f_{ADC} = 36 MHz

Symbol	Parameter	Test conditions	Тур	Max ⁽¹⁾	Unit
ET	Total unadjusted error	f _{ADC} =36 MHz, V _{DDA} = 2.4 to 3.6 V, V _{REF} = 1.7 to 3.6 V V _{DDA} –V _{REF} < 1.2 V	±4	±7	
EO	Offset error		±2	±3	
EG	Gain error		±3	±6	LSB
ED	Differential linearity error		±2	±3	
EL	Integral linearity error		±3	±6	

^{1.} Evaluated by characterization.

Table 70. ADC dynamic accuracy at $f_{ADC} = 18 \text{ MHz} - \text{limited test conditions}^{(1)}$

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits		10.3	10.4	-	bits
SINAD	Signal-to-noise and distortion ratio	f _{ADC} =18 MHz V _{DDA} = V _{REF+} = 1.7 V	64	64.2	1	
SNR	Signal-to-noise ratio	Input Frequency = 20 KHz Temperature = 25 °C	64	65	-	dB
THD	Total harmonic distortion	·	-67	-72	-	

^{1.} Evaluated by characterization.

Table 71. ADC dynamic accuracy at f_{ADC} = 36 MHz - limited test conditions⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 36 MHz	10.6	10.8	-	bits
SINAD	Signal-to noise and distortion ratio	V _{DDA} = V _{REF+} = 3.3 V Input Frequency =	66	67	-	
SNR	Signal-to noise ratio	20 KHz	64	68	-	dB
THD	Total harmonic distortion	Temperature = 25 °C	-70	-72	-	

^{1.} Evaluated by characterization.

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 6.3.16 does not affect the ADC accuracy.




Figure 40. ADC accuracy characteristics


- 1. See also Table 68.
- 2. Example of an actual transfer curve.
- Ideal transfer curve.

correlation line.

- End point correlation line.
- E_T = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves.
 - EO = Offset Error: deviation between the first actual transition and the first ideal one. EG = Gain Error: deviation between the last ideal transition and the last actual one.

 - ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one. EL = Integral Linearity Error: maximum deviation between any actual transition and the end point

Figure 41. Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function



- Refer to Table 66 for the values of R_{AIN} , R_{ADC} and C_{ADC} .
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high $C_{parasitic}$ value downgrades conversion accuracy. To remedy this, f_{ADC} should be reduced.
- Refer to Table 54: I/O static characteristics for the value of I_{lka}.
- Refer to Figure 18: Power supply scheme.



DS10086 Rev 4 110/138

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 42* or *Figure 43*, depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.




Figure 42. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})

^{1.} V_{REF+} and V_{REF-} inputs are both available on UFBGA100. V_{REF+} is also available on LQFP100. When V_{REF+} and V_{REF-} are not available, they are internally connected to V_{DDA} and V_{SSA} .




Figure 43. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})

1. V_{REF+} and V_{REF-} inputs are both available on UFBGA100. V_{REF+} is also available on LQFP100. When V_{REF+} and V_{REF-} are not available, they are internally connected to V_{DDA} and V_{SSA} .

6.3.21 Temperature sensor characteristics

Table 72. Temperature sensor characteristics

Symbol	Parameter		Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	-	2.5	-	mV/°C
V ₂₅ ⁽¹⁾	Voltage at 25 °C	-	0.76	-	V
t _{START} (2)	Startup time	-	6	10	μs
T _{S_temp} ⁽²⁾	ADC sampling time when reading the temperature (1 °C accuracy)	10	-	-	μs

^{1.} Evaluated by characterization.

Table 73. Temperature sensor calibration values

Symbol Parameter		Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3.3 V	0x1FFF 7A2C - 0x1FFF 7A2D
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C, V _{DDA} = 3.3 V	0x1FFF 7A2E - 0x1FFF 7A2F

^{2.} Specified by design.

6.3.22 V_{BAT} monitoring characteristics

Table 74. V_{BAT} monitoring characteristics

Symbol Parameter		Min	Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	50	-	ΚΩ
Q	Ratio on V _{BAT} measurement	-	4	-	-
Er ⁽¹⁾	Error on Q		-	+1	%
T _{S_vbat} (2)(2)	ADC sampling time when reading the V _{BAT} 1 mV accuracy	5	-	-	μs

^{1.} Specified by design.

6.3.23 Embedded reference voltage

The parameters given in *Table 75* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 14*.

Table 75. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	-40 °C < T _A < + 105 °C	1.18	1.21	1.24	V
T _{S_vrefint} ⁽¹⁾	ADC sampling time when reading the internal reference voltage	-	10	-	-	μs
V _{RERINT_s} ⁽²⁾	Internal reference voltage spread over the temperature range	V _{DD} = 3V ± 10mV	-	3	5	mV
T _{Coeff} ⁽²⁾	Temperature coefficient	-	-	30	50	ppm/°C
t _{START} (2)	Startup time	-	-	6	10	μs

^{1.} Shortest sampling time can be determined in the application by multiple iterations.

Table 76. Internal reference voltage calibration values

Symbol	Parameter	Memory address
V _{REFIN_CAL}	Raw data acquired at temperature of 30 °C V _{DDA} = 3.3 V	0x1FFF 7A2A - 0x1FFF 7A2B

6.3.24 SD/SDIO MMC card host interface (SDIO) characteristics

Unless otherwise specified, the parameters given in *Table 77* for the SDIO/MMC interface are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DD} supply voltage conditions summarized in *Table 14*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

^{2.} Shortest sampling time can be determined in the application by multiple iterations.

^{2.} Specified by design.

Refer to *Section 6.3.16: I/O port characteristics* for more details on the input/output characteristics.

CK
D, CMD
(output)
D, CMD
(input)
D, CMD

Figure 44. SDIO high-speed mode

Figure 45. SD default mode




Table 77. Dynamic characteristics: SD / MMC characteristics $^{(1)(2)}$

Tuble 11. Byflatine characteristics. CD 1 mine characteristics									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f _{PP} Clock frequency in data transfer mode		-	0	-	48	MHz			
- SDIO_CK/fPCLK2 frequency ratio		-	-	-	8/3	-			
t _{W(CKL)} Clock low time fpp		fpp = 48MHz	8.5	9	-	no			
t _{W(CKH)} Clock high time		fpp = 48MHz	8.3	10	-	ns			
CMD, D inp	uts (referenced to CK) in MMC and SE) HS mode							
t _{ISU}	Input setup time HS	fpp = 48MHz	3.5	-	-	20			
t _{IH}	Input hold time HS	fpp = 48MHz	0	-	-	ns			
CMD, D outputs (referenced to CK) in MMC and SD HS mode									
t _{OV}	Output valid time HS	fpp = 48MHz	-	4.5	7	no			
t _{OH}	Output hold time HS	fpp = 48MHz	3	-	-	ns			

Table 77. Dynamic characteristics: SD / MMC characteristics⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter Conditions Min		Min	Тур	Max	Unit					
CMD, D inp	CMD, D inputs (referenced to CK) in SD default mode										
t _{ISUD}	Input setup time SD	fpp = 24MHz	1.5	-	-	ne					
t _{IHD}	Input hold time SD	fpp = 24MHz	0.5	-	-	ns					
CMD, D out	CMD, D outputs (referenced to CK) in SD default mode										
t _{OVD}	Output valid default time SD	fpp =24MHz	-	4.5	6.5	no					
t _{OHD}	Output hold default time SD	fpp =24MHz	3.5	-	-	ns					

^{1.} Evaluated by characterization results.

6.3.25 RTC characteristics

Table 78. RTC characteristics

Symbol Parameter		Conditions	Min	Max
-	f _{PCLK1} /RTCCLK frequency ratio	Any read/write operation from/to an RTC register	4	-

^{2.} $V_{DD} = 2.7 \text{ to } 3.6 \text{ V}.$

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

7.1 Device marking

Refer to technical note "Reference device marking schematics for STM32 microcontrollers and microprocessors" (TN1433) available on www.st.com, for the location of pin 1 / ball A1 as well as the location and orientation of the marking areas versus pin 1 / ball A1.

Parts marked as "ES", "E" or accompanied by an engineering sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.2 WLCSP49 package information (A0ZV)

This WLCSP is a 49-ball, 2.999 x 3.185 mm, 0.4 mm pitch wafer level chip scale




Figure 46. WLCSP49 - Outline

1. Drawing is not to scale.

0.0020

0.0020

Table 73. WEGSF43 - Mechanical data									
Corrects and		millimeters							
Symbol	Min	Тур	Max	Min	Тур	Max			
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230			
A1	-	0.175	-	-	0.0069	-			
A2	-	0.380	-	-	0.0150	-			
A3 ⁽²⁾	-	0.025	-	-	0.0010	-			
b ⁽³⁾	0.220	0.250	0.280	0.0087	0.0098	0.0110			
D	2.964	2.999	3.034	0.1167	0.1181	0.1194			
Е	3.150	3.185	3.220	0.1240	0.1254	0.1268			
е	-	0.400	-	-	0.0157	-			
e1	-	2.400	-	-	0.0945	-			
e2	-	2.400	-	-	0.0945	-			
F	-	0.2995	-	-	0.0118	-			
G	-	0.3925	-	-	0.0155	-			
aaa	-	-	0.100	-	-	0.0039			
bbb	-	-	0.100	-	-	0.0039			
CCC	-	-	0.100	-	-	0.0039			

Table 79. WLCSP49 - Mechanical data

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Back side coating

ddd

eee

3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.




Figure 47. WLCSP49 - Footprint example

0.050

0.050

DS10086 Rev 4 118/138

Pitch

Dpad

Dsm

PCB pad design

Dimension Recommended values 0.4 260 µm max. (circular) 220 µm recommended

300 µm min. (for 260 µm diameter pad)

Non-solder mask defined via underbump allowed.

Table 80. WLCSP49 - Example of PCB design rules (0.4 mm pitch)

Device marking for WLCSP49

The following figure gives an example of topside marking orientation versus ball A1 identifier location. The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Ball 1 indentifier Product identification⁽¹⁾ 401CD6 Revision code Date code \mathbf{W} R MSv37216V1

Figure 48. WLCSP49 marking(package top view)

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.3 UFQFPN48 package information (A0B9)

This UFQFPN is a 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package.




Figure 49. UFQFPN48 - Outline

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- 3. There is an exposed die pad on the underside of the UFQFPN48 package. It is recommended to connect and solder this back-side pad to PCB ground.

4

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3	-	0.152	-	-	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
D ⁽²⁾	6.900	7.000	7.100	0.2717	0.2756	0.2795
D1	5.400	5.500	5.600	0.2126	0.2165	0.2205
D2 ⁽³⁾	5.500	5.600	5.700	0.2165	0.2205	0.2244
E ⁽²⁾	6.900	7.000	7.100	0.2717	0.2756	0.2795
E1	5.400	5.500	5.600	0.2126	0.2165	0.2205
E2 ⁽³⁾	5.500	5.600	5.700	0.2165	0.2205	0.2244
е	-	0.500	-	-	0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.080	-	-	0.0031

Table 81. UFQFPN48 - Mechanical data

- 1. Values in inches are converted from mm and rounded to four decimal digits.
- 2. Dimensions D and E do not include mold protrusion, not exceed 0.15 mm.
- 3. Dimensions D2 and E2 are not in accordance with JEDEC.




Figure 50. UFQFPN48 – Footprint example

1. Dimensions are expressed in millimeters.




Figure 51. UFQFPN48 marking example (package top view)

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.4 LQFP64 package information (5W)

This LQFP is 64-pin, 10 x 10 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 52. LQFP64 - Outline⁽¹⁵⁾




Table 82. LQFP64 - Mechanical data

Symbol	millimeters			inches ⁽¹⁴⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
А	-	-	1.60	-	-	0.0630	
A1 ⁽¹²⁾	0.05	-	0.15	0.0020	-	0.0059	
A2	1.35	1.40	1.45	0.0531	0.0551	0.0570	
b ⁽⁹⁾⁽¹¹⁾	0.17	0.22	0.27	0.0067	0.0087	0.0106	
b1 ⁽¹¹⁾	0.17	0.20	0.23	0.0067	0.0079	0.0091	
c ⁽¹¹⁾	0.09	-	0.20	0.0035	-	0.0079	
c1 ⁽¹¹⁾	0.09	-	0.16	0.0035	-	0.0063	
D ⁽⁴⁾		12.00 BSC			0.4724 BSC		
D1 ⁽²⁾⁽⁵⁾		10.00 BSC			0.3937 BSC		
E ⁽⁴⁾		12.00 BSC		0.4724 BSC			
E1 ⁽²⁾⁽⁵⁾		10.00 BSC		0.3937 BSC			
е		0.50 BSC		0.1970 BSC			
L	0.45	0.60	0.75	0.0177	0.0236	0.0295	
L1	1.00 REF				0.0394 REF		
N ⁽¹³⁾			(64			
θ	0°	3.5°	7°	0°	3.5°	7°	
θ1	0°	-	-	0°	-	-	
θ2	10°	12°	14°	10°	12°	14°	
θ3	10°	12°	14°	10°	12°	14°	
R1	0.08	-	-	0.0031	-	-	
R2	0.08	-	0.20	0.0031	-	0.0079	
S	0.20	-	-	0.0079	-	-	
aaa ⁽¹⁾	0.20			0.0079			
bbb ⁽¹⁾	0.20			0.0079			
ccc ⁽¹⁾	0.08			0.0031			
ddd ⁽¹⁾		0.08			0.0031		

Notes:

- Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash 5. or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- All Dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package
- 13. "N" is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to 4 decimal digits.
- 15. Drawing is not to scale.

0.30 12.70 10.30 10.30 7.80 12.70 5W LQFP64 FP V2

Figure 53. LQFP64 - Footprint example

1. Dimensions are expressed in millimeters.

7.5 LQFP100 package information (1L)

This LQFP is 100 lead, 14 x 14 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 54. LQFP100 - Outline⁽¹⁵⁾




Table 83. LQFP100 - Mechanical data

Comple of	millimeters			inches ⁽¹⁴⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	1.50	1.60	-	0.0590	0.0630
A1 ⁽¹²⁾	0.05	-	0.15	0.0019	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0570
b ⁽⁹⁾⁽¹¹⁾	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 ⁽¹¹⁾	0.17	0.20	0.23	0.0067	0.0079	0.0090
c ⁽¹¹⁾	0.09	-	0.20	0.0035	-	0.0079
c1 ⁽¹¹⁾	0.09	-	0.16	0.0035	-	0.0063
D ⁽⁴⁾		16.00 BSC			0.6299 BSC	
D1 ⁽²⁾⁽⁵⁾		14.00 BSC		0.5512 BSC		
E ⁽⁴⁾		16.00 BSC		0.6299 BSC		
E1 ⁽²⁾⁽⁵⁾		14.00 BSC		0.5512 BSC		
е		0.50 BSC		0.0197 BSC		
L	0.45	0.60	0.75	0.177	0.0236	0.0295
L1 ⁽¹⁾⁽¹¹⁾	1.00			-	0.0394	-
N ⁽¹³⁾			1	00		
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa ⁽¹⁾	0.20			0.0079		
bbb ⁽¹⁾	0.20			0.0079		
ccc ⁽¹⁾	0.08			0.0031		
ddd ⁽¹⁾	0.08				0.0031	

Notes:

- Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- To be determined at seating datum plane C.
- Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- All Dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package
- 13. "N" is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to 4 decimal digits.
- 15. Drawing is not to scale.

16.7 1L LQFP100 FP V1

Figure 55. LQFP100 - Footprint example

1. Dimensions are expressed in millimeters.

UFBGA100 package information (A0C2) 7.6

This UFBGA is a 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package.

Note: See list of notes in the notes section.

E1 SE SD 000 000 000 000 00 D1 000 000 000 000 00000 00000 000000000000 0000000000000 2 3 4 5 6 7 8 9 10 11 12 A1 ball pad Øb (N balls) corner ⊕ Ø eee Ø C A B
Ø fff Ø C **BOTTOM VIEW** DETAIL A 0000000000 Mold resin ccc C SIDE VIEW В E A1 ball pad corner (9) Seating plane (DATUM A) Ċ Detail A □ ddd C ·D Solder balls

aaa C

(4X)

Figure 56. UFBGA100 - Outline⁽¹³⁾

(DATUM B)

TOP VIEW

A0C2_UFBGA_ME_V8

Symbol	millimeters ⁽¹⁾			inches ⁽¹²⁾			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
A ⁽²⁾⁽³⁾	-	-	0.60	-	-	0.0236	
A1 ⁽⁴⁾	0.05	-	-	0.0020	-	-	
A2	-	0.43	-	-	0.0169	-	
b ⁽⁵⁾	0.23	0.28	0.33	0.0090	0.0110	0.0130	
D ⁽⁶⁾		7.00 BSC		0.2756 BSC			
D1		5.50 BSC		0.2165 BSC			
Е	7.00 BSC			0.2756 BSC			
E1	5.50 BSC			0.2165 BSC			
e ⁽⁹⁾	0.50 BSC			0.0197 BSC			
N ⁽¹¹⁾	10			00			
SD ⁽¹²⁾	0.25 BSC			0.0098 BSC			
SE ⁽¹²⁾	0.25 BSC			0.0098 BSC			
aaa	0.15			0.0059			
ccc	0.20			0.0079			
ddd	0.08			0.0031			
eee	0.15			0.0059			
fff		0.05			0.0020		

Table 84. UFBGA100 - Mechanical data

Notes:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-2009 apart European projection.
- 2. UFBGA stands for ulta profile fine pitch ball grid array: $0.50 \text{ mm} < A \le 0.65 \text{ mm}$ / fine pitch e < 1.00 mm.
- 3. The profile height, A, is the distance from the seating plane to the highest point on the package. It is measured perpendicular to the seating plane.
- 4. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 5. Dimension b is measured at the maximum diameter of the terminal (ball) in a plane parallel to primary datum C.
- 6. BSC stands for BASIC dimensions. It corresponds to the nominal value and has no tolerance. For tolerances refer to form and position table. On the drawing these dimensions are framed.
- 7. Primary datum C is defined by the plane established by the contact points of three or more solder balls that support the device when it is placed on top of a planar surface.
- 8. The terminal (ball) A1 corner must be identified on the top surface of the package by using a corner chamfer, ink or metalized markings, or other feature of package body or



- integral heat slug. A distinguish feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.
- 9. e represents the solder ball grid pitch.
- 10. N represents the total number of balls on the BGA.
- 11. Basic dimensions SD and SE are defined with respect to datums A and B. It defines the position of the centre ball(s) in the outer row or column of a fully populated matrix.
- 12. Values in inches are converted from mm and rounded to 4 decimal digits.
- 13. Drawing is not to scale.

Figure 57. UFBGA100 - Footprint example




Table 85. UFBGA100 - Example of PCB design rules (0.5 mm pitch BGA)

Dimension	Values
Pitch	0.50 mm
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the solder mask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm

7.7 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 14: General operating conditions on page 60*.

The maximum chip-junction temperature, T_J max., in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (PD \max x \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in $^{\circ}$ C/W,
- PD max is the sum of P_{INT} max and $P_{I/O}$ max (PD max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient UFQFPN48	32	
	Thermal resistance junction-ambient WLCSP49		
Θ_{JA}	Thermal resistance junction-ambient LQFP64	50	°C/W
	Thermal resistance junction-ambient LQFP100	42	
	Thermal resistance junction-ambient UFBGA100		

Table 86. Package thermal characteristics


7.7.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

8 Ordering information

Table 87. Ordering information scheme

Example:STM32F401 C E Y6TR



No character = tray or tube

Table 88. Device order codes

Reference	Order codes
STM32F401xD	STM32F401CDY6, STM32F401RDT6, STM32F401VDT6, STM32F401CDU6, STM32F401VDH6
STM32F401xE	STM32F401CEY6, STM32F401RET6, STM32F401VET6, STM32F401CEU6, STM32F401VEH6

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, contact the nearest ST sales office.

9 Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for IoT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.
- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST products. These certification bodies are therefore independently responsible for granting or revoking security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations, assessments, testing, or other activity carried out by the certification body with respect to any ST product.
- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.
- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.
- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.



10 Revision history

Table 89. Document revision history

Date	Revision	Changes
16-Jan-2014	1	Initial release.
24-Feb-2014	2	Updated Flash memory size in Table 2: STM32F401xD/xE features and peripheral counts. Added alternate functions mapped on PCx, PDx and PEx GPIOS in Table 9: Alternate function mapping

Table 89. Document revision history (continued)

Date	Revision	Changes
22-Jan-2015	3	Updated UFQFPN48 in Table 3: Regulator ON/OFF and internal power supply supervisor availability. Updated number of EXTI lines in Section 3.10: External interrupt/event controller (EXTI). Updated Table 54: I/O static characteristics Added WLCSP49 Figure 47: WLCSP49 0.4 mm pitch wafer level chip size recommended footprint and Table 80: WLCSP49 recommended PCB design rules (0.4 mm pitch). Updated Figure 48: Example of WLCSP49 marking (top view). Updated Figure 51: Example of UFQFPN48 marking (top view). Updated Figure 54: Example of LQFP64 marking (top view). Updated Figure 57: Example of LQPF100 marking (top view). Updated Figure 60: Example of UFBGA100 marking (top view). Added notes below all engineering sample marking schematics.
24-Jan-2025	4	Updated: List of features Section 1: Introduction Section 3.4: Embedded flash memory Section 6.2: Absolute maximum ratings Table 11: Voltage characteristics Table 19: Embedded reset and power control block characteristics Section 6.3.6: Supply current characteristics Table 39: HSI oscillator characteristics Figure 26: ACC _{HSI} versus temperature Table 49: EMI characteristics for WLCSP49 Table 50: EMI characteristics for LQFP100 Section 6.3.16: I/O port characteristics Figure 34: SPI timing diagram - slave mode and CPHA = 0 Figure 35: SPI timing diagram - slave mode and CPHA = 1(1) Figure 40: ADC accuracy characteristics Figure 41: Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function Section 9: Important security notice

IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

