MC14503B

Hex Non-Inverting 3-State Buffer

The MC14503B is a hex non-inverting buffer with 3-state outputs, and a high current source and sink capability. The 3-state outputs make it useful in common bussing applications. Two disable controls are provided. A high level on the Disable A input causes the outputs of buffers 1 through 4 to go into a high impedance state and a high level on the Disable B input causes the outputs of buffers 5 and 6 to go into a high impedance state.

Features

- 3-State Outputs
- TTL Compatible Will Drive One TTL Load Over Full Temperature Range
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Two Disable Controls for Added Versatility
- Pin for Pin Replacement for MM80C97 and 340097
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS}) (Note 1)

| Parameter | Symbol | Value | Unit |
|---|------------------------------------|----------------------------------|------|
| DC Supply Voltage Range | V_{DD} | -0.5 to +18.0 | V |
| Input or Output Voltage Range (DC or Transient) | V _{in} , V _{out} | -0.5 to V _{DD} + 0.5 | V |
| Input Current (DC or Transient) per Pin | I _{in} | ±10 | mA |
| Output Current (DC or Transient) per Pin | l _{out} | ±25 | mA |
| Power Dissipation, per Package (Note 2) | P _D | 500 | mW |
| Ambient Temperature Range | T _A | -55 to +125 | °C |
| Storage Temperature Range | | -65 to +150 | °C |
| Lead Temperature (8–Second Soldering) | | 260 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Maximum Ratings are those values beyond which damage to the device may
 occur.
- 2. Temperature Derating:

"D/DW" Package: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor®

http://onsemi.com



PIN ASSIGNMENT

| | _ | | | | |
|----------|---|-----|----|---|----------|
| DIS A | þ | 1 ● | 16 | þ | V_{DD} |
| IN 1 | þ | 2 | 15 | þ | DIS B |
| OUT 1 | þ | 3 | 14 | þ | IN 6 |
| IN 2 | þ | 4 | 13 | þ | OUT 6 |
| OUT 2 | þ | 5 | 12 | þ | IN 5 |
| IN 3 | þ | 6 | 11 | þ | OUT 5 |
| OUT 3 | þ | 7 | 10 | þ | IN 4 |
| V_{SS} | þ | 8 | 9 | þ | OUT 4 |

MARKING DIAGRAM



A = Assembly Location

WL, L = Wafer Lot
 YY, Y = Year
 WW, W = Work Week
 G = Pb-Free Package

TRUTH TABLE

| In _n | Appropriate Disable Input | Out _n |
|-----------------|---------------------------------|-------------------|
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| Х | 1 | High Impedance |

X = Don't Care


ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

LOGIC DIAGRAM

DISABLE B o 15 <u>11</u>0 OUT 5 13 O OUT 6 IN 60¹⁴ 3 O OUT 1 **O** OUT 2 O OUT 4 DISABLE A O V_{DD} = PIN 16 V_{SS} = PIN 8

CIRCUIT DIAGRAM



*Diode protection on all inputs (not shown)

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

| | | | | – 55°C 25°C | | 125 | °C | | | | |
|--|----------|-----------------|-------------------------------|--------------------------------------|----------------------|---------------------------------------|---|----------------------|--------------------------------------|----------------------|------|
| Characteristic | | Symbol | V _{DD} Vdc | Min | Max | Min | Typ (Note 3) | Max | Min | Max | Unit |
| $V_{in} = 0$ |)" Level | V _{OL} | 5.0 10 15 | - - - | 0.05 0.05 0.05 | | 0 0 0 | 0.05 0.05 0.05 | - - - | 0.05 0.05 0.05 | Vdc |
| $V_{in} = V_{DD}$ "1 | I" Level | V _{OH} | 5.0 10 15 | 4.95 9.95 14.95 | - - - | 4.95 9.95 14.95 | 5.0 10 15 | - - - | 4.95 9.95 14.95 | - - - | Vdc |
| Input Voltage (V _O = 3.6 or 1.4 Vdc) (V _O = 7.2 or 2.8 Vdc) (V _O = 11.5 or 3.5 Vdc) |)" Level | V _{IL} | 5.0 10 15 | | 1.5 3.0 4.0 | 1 1 1 | 2.25 4.50 6.75 | 1.5 3.0 4.0 | - - - | 1.5 3.0 4.0 | Vdc |
| "1 (V _O = 1.4 or 3.6 Vdc) (V _O = 2.8 or 7.2 Vdc) (V _O = 3.5 or 11.5 Vdc) | I" Level | V _{IH} | 5.0 10 15 | 3.5 7.0 11 | 1 1 1 | 3.5 7.0 11 | 2.75 5.50 8.25 | 1 1 1 | 3.5 7.0 11 | 1 1 1 | Vdc |
| Output Drive Current | Source | ОН | 4.5 5.0 5.0 10 15 | -4.3 -5.8 -1.2 -3.1 -8.2 | 1 1 1 1 | -3.6 -4.8 -1.02 -2.6 -6.8 | -5.0 -6.1 -1.4 -3.7 -14.1 | 1 1 1 1 | -2.5 -3.0 -0.7 -1.8 -4.8 | 1 1 1 1 | mAdc |
| (V _{OL} = 0.4 Vdc) (V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc) | Sink | I _{OL} | 4.5 5.0 10 15 | 2.2 2.6 6.5 19.2 | - - - | 1.8 2.1 5.5 16.1 | 2.1 2.3 6.2 25 | - - - | 1.2 1.3 3.8 11.2 | - - - | mAdc |
| Input Current | | l _{in} | 15 | _ | ±0.1 | - | ±0.00001 | ±0.1 | _ | ±1.0 | μAdc |
| Input Capacitance, (V _{in} = 0) | | C _{in} | ı | - | - | - | 5.0 | 7.5 | _ | - | pF |
| Quiescent Current, (Per Packa | age) | ō | 5.0 10 15 | | 1.0 2.0 4.0 | 1 1 1 | 0.002 0.004 0.006 | 1.0 2.0 4.0 | | 30 60 120 | μAdc |
| Total Supply Current (Note 4, 9) (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs) (All outputs switching, 50% Duty Cycle) | , | Ι _Τ | 5.0 10 15 | | | I _T = (6 | .5 μΑ/kHz) f .0 μΑ/kHz) f 0 μΑ/kHz) f | + I _{DD} | | | μAdc |
| 3-State Output Leakage Curre | ent | I _{TL} | 15 | - | ±0.1 | _ | ±0.0001 | ±0.1 | _ | ±3.0 | μAdc |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 3. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 4. The formulas given are for the typical characteristics only at 25°C.
- To calculate total supply current at loads other than 50 pF: I_T(C_L) = I_T(50 pF) + (C_L 50) Vfk where: I_T is in μA (per package), C_L in pF, V = (V_{DD} V_{SS}) in volts, f in kHz is input frequency, and k = 0.006.

MC14503B

SWITCHING CHARACTERISTICS (Note 6) ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

| | | | All Ty | pes | |
|---|------------------|------------------------------------|-----------------|-----------------|------|
| Characteristic | Symbol | V _{DD} V _{CC} | Typ (Note 7) | Max | Unit |
| Output Rise Time $t_{TLH} = (0.5 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{TLH} = (0.3 \text{ ns/pF}) C_L + 8.0 \text{ ns}$ $t_{TLH} = (0.2 \text{ ns/pF}) C_L + 8.0 \text{ ns}$ | t _{TLH} | 5.0 10 15 | 45 23 18 | 90 45 35 | ns |
| Output Fall Time $t_{THL} = (0.5 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{THL} = (0.3 \text{ ns/pF}) C_L + 8.0 \text{ ns}$ $t_{THL} = (0.2 \text{ ns/pF}) C_L + 8.0 \text{ ns}$ | t _{THL} | 5.0 10 15 | 45 23 18 | 90 45 35 | ns |
| Turn–Off Delay Time, all Outputs $t_{PLH} = (0.3 \text{ ns/pF}) C_L + 60 \text{ ns}$ $t_{PLH} = (0.15 \text{ ns/pF}) C_L + 27 \text{ ns}$ $t_{PLH} = (0.1 \text{ ns/pF}) C_L + 20 \text{ ns}$ | t _{PLH} | 5.0 10 15 | 75 35 25 | 150 70 50 | ns |
| Turn–On Delay Time, all Outputs $t_{PHL} = (0.3 \text{ ns/pF}) C_L + 60 \text{ ns}$ $t_{PHL} = (0.15 \text{ ns/pF}) C_L + 27 \text{ ns}$ $t_{PHL} = (0.1 \text{ ns/pF}) C_L + 20 \text{ ns}$ | t _{PHL} | 5.0 10 15 | 75 35 25 | 150 70 50 | ns |
| 3–State Propagation Delay Time Output "1" to High Impedance | [†] PHZ | 5.0 10 15 | 75 40 35 | 150 80 70 | ns |
| Output "0" to High Impedance | t _{PLZ} | 5.0 10 15 | 80 40 35 | 160 80 70 | ns |
| High Impedance to "1" Level | ^t PZH | 5.0 10 15 | 65 25 20 | 130 50 40 | ns |
| High Impedance to "0" Level | t _{PZL} | 5.0 10 15 | 100 35 25 | 200 70 50 | ns |

- 6. The formulas given are for the typical characteristics only at 25°C.
 7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.





Figure 1. Switching Time Test Circuit and Waveforms $(t_{TLH}, t_{THL}, t_{PHL}, and t_{PLH})$






Figure 2. 3-State AC Test Circuit and Waveforms (t_{PLZ}, t_{PHZ}, t_{PZH}, t_{PZL})

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|----------------|----------------------|-----------------------|
| MC14503BDG | SOIC-16 (Pb-Free) | 48 / Rail |
| MC14503BDR2G | SOIC-16 (Pb-Free) | 2500 / Tape & Reel |
| NLV14503BDR2G* | SOIC-16 (Pb-Free) | 2500 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.







SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L


DATE 29 MAY 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







| MILLIMETERS | | | | | | | | | |
|-------------|----------|----------|----------|--|--|--|--|--|--|
| DIM | MIN | NOM | MAX | | | | | | |
| А | 1.35 | 1.55 | 1.75 | | | | | | |
| A1 | 0.00 | 0.05 | 0.10 | | | | | | |
| A2 | 1.35 | 1.50 | 1.65 | | | | | | |
| b | 0.35 | 0.42 | 0.49 | | | | | | |
| С | 0.19 | 0.22 | 0.25 | | | | | | |
| D | | 9.90 BSC | | | | | | | |
| Е | | 6.00 BSC | | | | | | | |
| E1 | 3.90 BSC | | | | | | | | |
| е | | 1.27 BSC | | | | | | | |
| h | 0.25 | | 0.50 | | | | | | |
| L | 0.40 | 0.83 | 1.25 | | | | | | |
| L1 | | 1.05 REF | | | | | | | |
| Θ | 0. | | 7° | | | | | | |
| TOLERAN | CE OF FO | ORM AND | POSITION | | | | | | |
| aaa | 0.10 | | | | | | | | |
| bbb | 0.20 | | | | | | | | |
| ссс | | 0.10 | | | | | | | |
| ddd | | 0.25 | · · · | | | | | | |
| eee | | 0.10 | | | | | | | |



RECOMMENDED MOUNTING FOOTPRINT

*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE onsemi SOLDERING
AND MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D

| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|------------------|--------------------------|--|-------------|--|--|
| DESCRIPTION: | SOIC-16 9.90X3.90X1.50 1 | .27P | PAGE 1 OF 2 | | |


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-16 9.90x3.90x1.50 1.27P

CASE 751B ISSUE L

DATE 29 MAY 2024

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| STYLE 1: | | STYLE 2: | | STYLE 3: | S | TYLE 4: | |
|---|--|---|---|---|---|---------|-------------------|
| | COLLECTOR | PIN 1. | CATHODE | PIN 1. | COLLECTOR, DYE #1 | PIN 1. | COLLECTOR, DYE #1 |
| | BASE | 2. | ANODE | 2. | BASE. #1 | 2. | |
| 3. | EMITTER | 3. | NO CONNECTION | 3. | EMITTER. #1 | 3. | |
| 4. | NO CONNECTION | 4. | CATHODE | 4. | COLLECTOR, #1 | 4. | COLLECTOR, #2 |
| 5. | EMITTER | 5. | CATHODE | 5. | COLLECTOR, #2 | 5. | COLLECTOR, #3 |
| 6. | BASE | 6. | NO CONNECTION | 6. | BASE, #2 | 6. | COLLECTOR, #3 |
| 7. | COLLECTOR | 7. | ANODE | 7. | EMITTER, #2 | 7. | COLLECTOR, #4 |
| 8. | COLLECTOR | 8. | CATHODE | 8. | COLLECTOR, #2 | 8. | COLLECTOR, #4 |
| 9. | BASE | 9. | CATHODE | 9. | COLLECTOR, #3 | 9. | BASE, #4 |
| 10. | EMITTER | 10. | ANODE | 10. | BASE, #3 | 10. | EMITTER, #4 |
| 11. | NO CONNECTION | 11. | NO CONNECTION | 11. | EMITTER, #3 | 11. | |
| | EMITTER | 12. | CATHODE | 12. | COLLECTOR, #3 | 12. | |
| 13. | BASE | 13. | | 13. | COLLECTOR, #4 | 13. | BASE, #2 |
| 14. | COLLECTOR | 14. | NO CONNECTION | 14. | BASE, #4 | 14. | |
| 15. | EMITTER | 15. | ANODE | 15. | EMITTER, #4 | 15. | |
| 16. | COLLECTOR | 16. | CATHODE | 16. | COLLECTOR, #4 | 16. | EMITTER, #1 |
| | | | | | | | |
| STYLE 5: | | STYLE 6: | | STYLE 7: | | | |
| PIN 1. | DRAIN, DYE #1 | PIN 1. | CATHODE | PIN 1. | SOURCE N-CH | | |
| 2. | DRAIN, #1 | 2. | CATHODE | 2. | COMMON DRAIN (OUTPUT) | | |
| 3. | DRAIN. #2 | 3. | CATHODE | 3. | COMMON DRAIN (OUTPUT) | | |
| | שוויאווי, דב | ٥. | | ٥. | | | |
| 4. | | 3. 4. | CATHODE | 3. 4. | | | |
| 4. 5. | DRAIN, #2 DRAIN, #3 | | CATHODE CATHODE | | GATE P-CH COMMON DRAIN (OUTPUT) | | |
| 5. 6. | DRAIN, #2 DRAIN, #3 DRAIN, #3 | 4. 5. 6. | CATHODE CATHODE CATHODE | 4. 5. 6. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| 5. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 | 4. 5. 6. 7. | CATHODE CATHODE CATHODE CATHODE | 4. 5. 6. 7. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| 5. 6. 7. 8. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 | 4. 5. 6. 7. | CATHODE CATHODE CATHODE CATHODE CATHODE | 4. 5. 6. 7. 8. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH | | |
| 5. 6. 7. 8. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 | 4. 5. 6. 7. 8. | CATHODE CATHODE CATHODE CATHODE CATHODE ANODE | 4. 5. 6. 7. 8. 9. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH | | |
| 5. 6. 7. 8. 9. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 | 4. 5. 6. 7. 8. 9. | CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE | 4. 5. 6. 7. 8. 9. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) | | |
| 5. 6. 7. 8. 9. 10. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 | 4. 5. 6. 7. 8. 9. 10. | CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE | 4. 5. 6. 7. 8. 9. 10. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| 5. 6. 7. 8. 9. 10. 11. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 | 4. 5. 6. 7. 8. 9. 10. 11. | CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE | 4. 5. 6. 7. 8. 9. 10. 11. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| 5. 6. 7. 8. 9. 10. 11. 12. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 | 4. 5. 6. 7. 8. 9. 10. 11. 12. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE | 4. 5. 6. 7. 8. 9. 10. 11. 12. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURGE P-CH SOURGE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH | | |
| 5. 6. 7. 8. 9. 10. 11. 12. 13. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 GATE, #4 GATE, #3 SOURCE, #3 GOURCE, #3 GOURCE, #2 SOURCE, #2 | 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE | 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT) | | |
| 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2 GATE, #1 | 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. | CATHODE CATHODE CATHODE CATHODE CATHODE ANODE | 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| 5. 6. 7. 8. 9. 10. 11. 12. 13. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 GATE, #4 GATE, #3 SOURCE, #3 GOURCE, #3 GOURCE, #2 SOURCE, #2 | 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE | 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT) | | |

| DOCUMENT NUMBER: | 98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Docur Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in | | | |
|------------------|---|------|-------------|--|
| DESCRIPTION: | SOIC-16 9.90X3.90X1.50 1 | .27P | PAGE 2 OF 2 | |

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales