

STRUCTURE Silicon Monolithic Integrated Circuit

NAME OF PRODUCT DC-AC Inverter Control IC

TYPE BD9897FS

FUNCTION • 36V High voltage process

• 1ch control with Full-Bridge

- · Lamp current and voltage sense feed back control
- · Sequencing easily achieved with Soft Start Control
- Short circuit protection with Timer Latch
- Under Voltage Lock Out
- Mode-selectable the operating or stand-by mode by stand-by pin
- Synchronous operating the other BD9897FS IC's
- BURST mode controlled by PWM and DC input
- Output liner Control by external DC voltage

### OAbsolute Maximum Ratings ( $Ta = 25^{\circ}C$ )

Parameter	Symbol	Limits	Unit	
Supply Voltage	Vcc	36	V	
BST pin	BST 40		V	
SW pin	SW	36	V	
BST-SW voltage difference	BST-SW	7	V	
Operating Temperature Range	Topr	-40 <b>~</b> +85	°C	
Storage Temperature Range	Tstg	<b>−55~+150</b>	°C	
Maximum Junction Temperature	Tjmax	+150	°C	
Power Dissipation	Pd	950*	mW	

<sup>\*</sup>Pd derate at 7.6mW/°C for temperature above Ta = 25°C (When mounted on a PCB 70.0mm $\times$ 70.0mm $\times$ 1.6mm)

### OOperating condition

Parameter	Symbol	Limits	Unit
Supply voltage	Vcc	7. 5 <b>~</b> 30. 0	٧
BST voltage	BST	4.0~36.0	٧
BST-SW voltage difference	BST-SW	4.0~6.5	٧
CT oscillation frequency	fст	60~180	kHz
BCT oscillation frequency	fвст	0.05~1.00	kHz

Status of this document

The Japanese version of this document is the official specification.

Please use the translation version of this document as a reference to expedite understanding of the official version.

If these are any uncertainty in translation version of this document, official version takes priority.



### O Electric Characteristics (Ta=25 $^{\circ}$ C, VCC=24V)

Name	MAX.  13 30.0  VCC 0.8  6.3 0.43 2.321 0.122  5.92 1.65/(RT*5) lact×41 2.2 0.60 1.6 200	MA μ A V V V μ A	Conditions  CT_SYNC_IN = OPEN  System O N System O F F  VCC>7. 0V	
Operating current	30. 0  VCC 0. 8  6. 3 0. 43 2. 321 0. 122  5. 92 -  1. 65/(RT*5) lact×41 2. 2 0. 60 1. 6 200	μ A  V  V  V  V  V  V  MA  A  A  V  V	System O N System O F F  VCC>7.0V	
Stand-by current   Icc2	30. 0  VCC 0. 8  6. 3 0. 43 2. 321 0. 122  5. 92 -  1. 65/(RT*5) lact×41 2. 2 0. 60 1. 6 200	μ A  V  V  V  V  V  V  MA  A  A  V  V	System O N System O F F  VCC>7.0V	
((STAND BY CONTROL))   Stand-by voltage H	VCC 0.8  6.3 0.43 2.321 0.122  5.92 - 1.65/(RT*5) lact×41 2.2 0.60 1.6 200	V V V V V V MA A A V V V	System OFF  VCC>7. 0V	
Stand-by voltage H	0.8 6.3 0.43 2.321 0.122 5.92 1.65/(RT*5) lact×41 2.2 0.60 1.6 200	V V V V V MA A A V V V	System OFF  VCC>7. 0V	
Stand-by voltage L	0.8 6.3 0.43 2.321 0.122 5.92 1.65/(RT*5) lact×41 2.2 0.60 1.6 200	V V V V V MA A A V V V	System OFF  VCC>7. 0V	
((UVLO BLOCK))  Operating voltage (VCC)  Deprating voltage (UVLO)  Deprating voltage (UVLO)  Worlo2  2.179  2.25  Hesteresis width (UVLO)  ((REG BLOCK))  REG output voltage  WREG 5.68  EG output voltage  REG source current  ((REG BLOCK))  Regative edge setting current  IREG 20.0  —  ((REG BLOCK))  Regative edge setting current  Ineg Iact ×29  Iact ×35  OSC Max voltage  VOSCH 1.8  2.0  OSC Min voltage  VOSCH 1.8  Soft start current  ISS 0.6  I.1  SRT ON resistance  ((BOSC BLOCK))  BOSC Max voltage  VBCTH  I.94  2.00  SOSC Min voltage  VBCTH  I.94  2.00  SOSC Min voltage  VBCTH  I.94  I.95/BRT  I.5/RT  I.5/RT  I.5/RT  BOSC frequency  ((FEED BACK BLOCK))  IS threshold voltage 1  VIS(1)  I. 1.225  I. 250  IS source current 2  IIS1  IS source current 1  IS source current 2  IIS2  32  50  VS Source current 1  IS source current 2  IIS2  32  50  VS Source current 1  IS source current 2  IIS2  32  50  VREFIN 0.6  —  VREFIN 0.7  IS COMP detect voltage 2  VISCOMP(2)  ———————————————————————————————————	6. 3 0. 43 2. 321 0. 122 5. 92 	V V V V MA	VCC>7. OV	
Operating voltage (VCC)         VuvloH         5.7         6.0           Hesteresis width (VCC)         ∠VCC. Vuvlo         0.26         0.35           Operating voltage (UVLO)         Vuvlo2         2.179         2.25           Hesteresis width (UVLO)         ∠Vuvlo         0.074         0.098           (REG BLOKK)         REG         5.68         5.80           REG output voltage         VREG         5.68         5.80           REG source current         IREG         20.0         —           (10SC BLOCK)         Active edge setting current         Ineg         Iact x29         Iact x35           OSC Max voltage         VOSCH         1.8         2.0         O           OSC Min voltage         VOSCH         1.8         2.0         O           OSC Max voltage         VOSCH         1.8         2.0         O           OSC Min voltage         VOSCH         1.8         2.0         O           OSC Min voltage         VOSCH         1.94         2.0         O           OSC Max voltage         VBCTH         1.94         2.0         O         O         O         O         O         O         O         O         O         O         O	0. 43 2. 321 0. 122 5. 92 - 1. 65/ (RT*5) lact × 41 2. 2 0. 60 1. 6 200	V V V mA A A V V		
Hesteresis width (VCC)  Operating voltage (UVLO)  Vuvlo2  2.179  2.25  Hesteresis width (UVLO)  (REG BLOCK))  REG output voltage  VREG  S. 68  S. 80  REG source current  ((OSC BLOCK))  Active edge setting current  Ineg  Iact ×29  Iact ×35  SOSC Max voltage  VOSCH  O(BSC BLOCK)  BOSC Max voltage  VOSCH  ISS  O. 6  I. 1  SRT ON resistance  ((BOSC BLOCK))  BOSC Max voltage  VBCTH  I. 94  2. 00  BOSC Min voltage  VBCTH  I. 94  2. 00  BOSC Min voltage  VBCTH  I. 94  2. 00  BOSC Min voltage  VBCTH  I. 94  COSC MIN voltage  VBCTH  II SCOMP ON VOLTAGE  COMP ON VOLTAGE  VBCTH  II SCOMP ON VOLTAGE  COSC MIN VOSCL  COSC MIN VOSCL  COSC MIN VOSCL  COSC MIN VOSCL  COSC MIN	0. 43 2. 321 0. 122 5. 92 - 1. 65/ (RT*5) lact × 41 2. 2 0. 60 1. 6 200	V V V mA A A V V		
Operating voltage (UVLO)         Vuvlo2         2.179         2.25           Hesteresis width (UVLO)         ∠Vuvlo         0.074         0.098           ((REG BLOCK))         REG output voltage         VREG         5.68         5.80           REG source current         IREG         20.0         —           ((OSC BLOCK))         Active edge setting current         Ineg         Iact×29         Iact×35           OSC Max voltage         VOSCH         1.8         2.0         OSC Min voltage         VOSCH         1.8         2.0           OSC Min voltage         VOSCH         1.8         2.0         OSC Min voltage         VOSCH         0.35         0.45           Soft start current         ISS         0.6         1.1         ISS         0.6         1.1           SRT ON resistance         RSRT         —         100         (GOSC Min voltage         VBCTH         1.94         2.00           BOSC Min voltage         VBCTH         1.94         2.00         DBCC Min voltage         VBCTH         1.94         2.00           BOSC Gost Start current         IBCT         1.35/BRT         1.5/RT         BOSC Gost Start current         IBCT         1.35/BRT         1.5/RT           BOSC Min voltage	2. 321 0. 122 5. 92 - 1. 65/(RT*5) lact × 41 2. 2 0. 60 1. 6 200	V V MA A A V V		
Hesteresis width (UVLO)	0. 122 5. 92 	V V mA A A V V		
((REG BLOCK))         REG         UREG         5.68         5.80           REG source current         IREG         20.0         —           ((OSC BLOCK))         Active edge setting current         Iact         1.35/(RT+7)         1.5/(RT+6)           Negative edge setting current         Ineg         lact x 29         Iact x 35           OSC Max voltage         VOSCH         1.8         2.0           OSC Min voltage         VOSCH         0.35         0.45           Soft start current         ISS         0.6         1.1           SRT ON resistance         RSRT         —         100           ((BOSC BLOCK))         BOSC Min voltage         VBCTH         1.94         2.00           BOSC Min voltage         VBCTH         1.94         2.00           BOSC MIN voltage         VBCTH         1.94         2.00           BOSC Max voltage         VBCTH         1.94         2.00 <td ro<="" td=""><td>5.92   1.65/(RT*5)  lact × 41  2.2  0.60  1.6  200  2.06</td><td>V mA A A V</td><td></td></td>	<td>5.92   1.65/(RT*5)  lact × 41  2.2  0.60  1.6  200  2.06</td> <td>V mA A A V</td> <td></td>	5.92 1.65/(RT*5)  lact × 41  2.2  0.60  1.6  200  2.06	V mA A A V	
REG         output voltage         VREG         5.68         5.80           REG         source current         IREG         20.0         —           ((OSC BLOCK))         Active edge setting current         Iact         1.35/(RT*7)         1.5/(RT*6)           Negative edge setting current         Ineg         Iact ×29         Iact ×35           OSC Min voltage         VOSCH         0.35         0.45           SOFT start current         ISS         0.6         1.1           SRT         —         100         (BOSC BLOCK)           BOSC BLOCK))         WBCTH         1.94         2.00           BOSC Max voltage         VBCTH         1.94         2.00           BOSC Max voltage         VBCTH         1.94         2.00           BOSC Min voltage         VBCTH         1.94         2.00           BOSC Max voltage         VBCTH         1.94         2.00           BOSC Frequency         fBCT         291         300           ((FEED BACK BLOCK))         1.5/RT         300         1.5/RT           IS threshold voltage 1         VISQ         —         VREFIN           VS threshold voltage         VVS         1.220         1.250           IS so	1. 65/(RT*5) lact × 41 2. 2 0. 60 1. 6 200 2. 06	MA A V V		
REG   Source current   IREG   20.0	1. 65/(RT*5) lact × 41 2. 2 0. 60 1. 6 200 2. 06	MA A V V		
((OSC BLOCK))   Active edge setting current   lact   1.35/(RT*7)   1.5/(RT*6)	1act × 41 2. 2 0. 60 1. 6 200	A A V V		
Active edge setting current	1act × 41 2. 2 0. 60 1. 6 200	A V V		
Negative   Section   Sec	1act × 41 2. 2 0. 60 1. 6 200	A V V		
OSC   Max voltage	2. 2 0. 60 1. 6 200 2. 06	V		
Note	0. 60 1. 6 200 2. 06		fCT=120kHz	
Soft start current   ISS	1. 6 200 2. 06		fCT=120kHz	
SRT ON resistance   RSRT	200	μM		
((BOSC BLOCK))	2. 06	Ω	+	
BOSC Max voltage		31.		
BOSC Min voltage		٧	fBCT=0. 3kHz	
BOSC constant current   BCT   1.35/BRT   1.5/RT	0.00			
BOSC frequency	0. 60	٧	fBCT=0. 3kHz	
((FEED BACK BLOCK))           IS threshold voltage 1         VIS①         1.225         1.250           IS threshold voltage 2         VIS②         —         VREFIN           VS threshold voltage         VVS         1.220         1.250           IS source current 1         IIS1         —         —           IS source current 2         IIS2         32         50           VS source current IVS         —         —           IS COMP detect voltage ①         VISCOMP①         0.90         0.94           IS COMP detect voltage ②         VISCOMP②         —         VREFIN × 0.73           VREF input voltage range (OUTY BLOCK))         VREFIN	1. 65/RT	A	VBCT=0. 2V	
Sthreshold voltage 1	309	Hz	(BRT=33k $\Omega$ BCT=0. 048 $\mu$ F)	
VISCO   VREFIN				
Is threshold voltage 2	1. 275	٧		
State   Stat	VIS①	V	VREF applying voltage	
Is source current 1		-	VICE apprying vortage	
IS source current 2	1. 280	V		
VS   Output   IVS	0. 9	μA	DUTY=2. 2V	
IS COMP detect voltage (1)	68	μA	DUTY=0V IS=0.5V	
IS COMP detect voltage	0. 9 0. 98	μ A V	VREFIN≧1. 25V	
VREF input voltage range         VREFIN         0.6         —           ((DUTY BLOCK))         High voltage         VDUTY-OUTH         2.8         3.1           Low voltage         VDUTY-OUT SULVE         —         —           DUTY-OUT sink resistance         RDUTY-OUTSink         —         —           DUTY-OUT source resistance         RDUTY-OUTSouce         —         250           ((OUTPUT BLOCK))           LN output sink resistance         RsinkLN         0.75         1.5           LN output source resistance         RsourceLN         2.5         5           HN output sink resistance         RsinkHN         1.25         2.5           HN output sink resistance         RsinkHN         1.25         2.5           HN output sink resistance         RsinkHN         1.25         2.5           MAX DUTY         MAX DUTY         46.0         48.0           OFF period         TOFF         100         200           Drive output frequency         FOUT         58.5         60.0	0.90	V	VREFIN<1. 25V	
((DUTY BLOCK))           High voltage         VDUTY-OUTH         2.8         3.1           Low voltage         VDUTY-OUTL         -         -           DUTY-OUT sink resistance         RDUTY-OUTSink         -         150           DUTY-OUT source resistance         RDUTY-OUTSouce         -         250           ((OUTPUT BLOCK))	1. 6	V	No effect at VREF>1.25V	
High voltage	1.0	•	NO CITCOL AL VILLI > 1. 20V	
Low voltage         VDUTY-OUTL         —         —           DUTY-OUT sink resistance         RDUTY-OUTSink         —         150           DUTY-OUT source resistance         RDUTY-OUTSource         —         250           ((OUTPUT BLOCK))         —         ***         ***           LN output sink resistance         RsinkLN         0.75         1.5           LN output source resistance         RsourceLN         2.5         5           HN output sink resistance         RsinkHN         1.25         2.5           HN output source resistance         RsourceLN         2.5         5           MAX DUTY         MAX DUTY         46.0         48.0           OFF period         TOFF         100         200           Drive output frequency         FOUT         58.5         60.0	3. 4	٧	Т	
DUTY-OUT source resistance         RDUTY-OUTSouce         —         250           ((OUTPUT BLOCK))         LN output sink resistance         RsinkLN         0.75         1.5           LN output sink resistance         RsourceLN         2.5         5           HN output sink resistance         RsinkHN         1.25         2.5           HN output source resistance         RsourceLN         2.5         5           MAX DUTY         MAX DUTY         46.0         48.0           OFF period         TOFF         100         200           Drive output frequency         FOUT         58.5         60.0	0. 5	٧	1	
((OUTPUT BLOCK))           LN output sink resistance         RsinkLN         0.75         1.5           LN output source resistance         RsourceLN         2.5         5           HN output sink resistance         RsinkHN         1.25         2.5           HN output source resistance         RsourceLN         2.5         5           MAX DUTY         46.0         48.0           OFF period         TOFF         100         200           Drive output frequency         FOUT         58.5         60.0	300	Ω		
LN output sink resistance         RsinkLN         0.75         1.5           LN output source resistance         RsourceLN         2.5         5           HN output sink resistance         RsinkHN         1.25         2.5           HN output source resistance         RsourceLN         2.5         5           MAX DUTY         MAX DUTY         46.0         48.0           OFF period         TOFF         100         200           Drive output frequency         FOUT         58.5         60.0	500	Ω		
LN output source resistance         RsourceLN         2.5         5           HN output sink resistance         RsinkHN         1.25         2.5           HN output source resistance         RsourceLN         2.5         5           MAX DUTY         MAX DUTY         46.0         48.0           OFF period         TOFF         100         200           Drive output frequency         FOUT         58.5         60.0				
HN output sink resistance         RsinkHN         1.25         2.5           HN output source resistance         RsourceLN         2.5         5           MAX DUTY         MAX DUTY         46.0         48.0           OFF period         TOFF         100         200           Drive output frequency         FOUT         58.5         60.0	3. 0	Ω		
HN output source resistance         RsourceLN         2.5         5           MAX DUTY         MAX DUTY         46.0         48.0           0FF period         TOFF         100         200           Drive output frequency         FOUT         58.5         60.0	10	Ω		
MAX DUTY         MAX DUTY         46.0         48.0           OFF period         TOFF         100         200           Drive output frequency         FOUT         58.5         60.0	5. 0	Ω	VBST-VSW=5. 0V	
OFF period         TOFF         100         200           Drive output frequency         FOUT         58.5         60.0	10	Ω	VBST-VSW=5. 0V	
Drive output frequency FOUT 58.5 60.0	49. 5	%	FOUT=60kHz	
	400 61. 5	ns kHz	(RT=4. 7k Ω CT=235pF)	
((TIMER_LATCH_BLOCK))	01.0	κΠΖ	(N1-4. /N St. 01-250PF)	
Timer Latch setting voltage VCP 1.94 2.0	2. 06	٧	1	
Timer Latch setting vortage Vol 1. 34 2. 0  Timer Latch setting current ICP 0. 40 0. 55	0. 70	μA	+	
((COMP CLOCK))			_1	
COMP1 over voltage detect voltage VCOMPH 2.460 2.485	2. 510	٧	VSS>2. 2V	
COMP2 over voltage detect voltage VCOMP2_H 2.460 2.485		V	VSS>2. 2V	
COMP2 under voltage detect voltage ①         VCOMP_L_1         1.225         1.25	2. 510	V	VSS>2. 2V	
COMP2 under voltage detect voltage ② VCOMP_L_2 0.606 0.625	1. 275	V	VSS < 2. 2V	
((Synchronous Block))			_	
High voltage VCT_SYNCH 2.8 3.1	1. 275 0. 644	V		
Low voltage VCT_SYNCL	1. 275 0. 644 3. 4	٧		
CT_SYNC sink resistance RCT_SYNC_SYNC - 150	1. 275 0. 644			
CT_SYNC source resistance RCT_SYNC_SOURCE - 370	1. 275 0. 644 3. 4 0. 5 300	Ω		
High voltage input range         VCT_SYNC_IN_H         2.0         —           Low voltage input range         VCT_SINK_IN_L         -0.3         —	1. 275 0. 644 3. 4 0. 5	Ω Ω V	i contract of the contract of	

(This product is not designed to be radiation-resistant.)




### OPackage Dimensions

# BD9897FS BD9897FS Lot No.

SSOP-A32 (Unit:mm)

### OBlock Diagram



### OPin Description

	PIN No.	PIN NAME	FUNCTION	
	1	PGND	Ground for FET drivers	
	2	LN2	NMOS FET driver	
	3	HN2	NMOS FET driver	
	4	SW2	Lower rail voltage for HN2 output	
	5	BST2	Boot-Strap input for HN2 output	
	6	CT_SYNC_IN	CT synchronous signal input pin	
,	7	CT_SYNC_OUT	CT synchronous signal output pin	
	8	SRT	External resistor from SRT to RT for adjusting the triangle oscillator	
	9	RT	External resistor from SRT to RT for adjusting the triangle oscillator	
	10	СТ	External capacitor from CT to GND for adjusting the triangle oscillator	
	11	GND	GROUND	
	12	BCT	External capacitor from BCT to GND for adjusting the BURST triangle oscillator	
	13	BRT	External resistor from BRT to GND for adjusting the BURST triangle oscillator	
	14	DUTY	Control PWM mode and BURST mode	
	15	DUTY_OUT	BURST signal output pin	
	16	STB	Stand-by switch	
	17	СР	External capacitor from CP to GND for Timer Latch	
	18	FAIL	COMP2 under voltage protect clock output	
	19	VREF	Reference voltage input pin for Error amplifier	
	20	VS	Error amplifier input	
	21	IS	Error amplifier input	
	22	FB	Error amplifier output	
23		SS	External capacitor from SS to GND for Soft Start Control	
	24	COMP2	Under, over voltage detect pin	
	25	COMP1	Over voltage detect pin	
	26	VCC	Supply voltage input	
	27	UVL0	External Under Voltage Lock Out	
		REG	Internal regulator output	
		BST1	Boot-Strap input for HN1 output	
	30	SW1	Lower rail voltage for HN1 output	
	31	HN1	NMOS FET driver	
	32	LN1	NMOS FET driver	



### **ONOTE FOR USE**

- 1. When designing the external circuit, including adequate margins for variation between external devices and IC. Use adequate margins for steady state and transient characteristics.
- 2. The circuit functionality is guaranteed within of ambient temperature operation range as long as it is within recommended operating range. The standard electrical characteristic values cannot be guaranteed at other voltages in the operating ranges, however the variation will be small.
- 3. Mounting failures, such as misdirection or miscounts, may harm the device.
- 4. A strong electromagnetic field may cause the IC to malfunction.
- 5. The GND pin should be the location within  $\pm 0.3V$  compared with the PGND pin.
- 6. BD9897FS incorporate a built-in thermal shutdown circuit (TSD circuit). The thermal shutdown circuit (TSD circuit) is designed only to shut the IC off to prevent runaway thermal operation. It is not designed to protect the IC or guarantee its operation of the thermal shutdown circuit is assumed.
- 7. Absolute maximum ratings are those values that, if exceeded, may cause the life of a device to become significantly shortened. Moreover, the exact failure mode caused by short or open is not defined. Physical countermeasures, such as a fuse, need to be considered when using a device beyond its maximum ratings.
- 8. About the external FET, the parasitic Capacitor may cause the gate voltage to change, when the drain voltage is switching. Make sure to leave adequate margin for this IC variation.
- 9. On operating Slow Start Control (SS is less than 2.2V), It does not operate Timer Latch.
- 1 O. By STB voltage, BD9897FS are changed to 2 states. Therefore, do not input STB pin voltage between one state and the other state  $(0.8 \sim 2.0 \text{V})$ .
- 1 1. The pin connected a connector need to connect to the resistor for electrical surge destruction. This IC is a monolithic IC which (as shown is Fig-1) has P<sup>+</sup> substrate and between the various pins. A P-N junction is formed from this P layer of each pin. For example, the relation between each potential is as follows.
  - O (When GND > PinB and GND > PinA, the P-N junction operates as a parasitic diode.)
  - O (When PinB > GND > PinA, the P-N junction operates as a parasitic transistor.)

Parasitic diodes can occur inevitably in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits as well as operation faults and physical damage. Accordingly you must not use methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin.

- 1 2. This IC is a monolithic IC which (as shown is Fig-1)has P⁺ substrate and between the various pins. A P-N junction is formed from this P layer of each pin. For example, the relation between each potential is as follows.
  - O(When GND > PinB and GND > PinA, the P-N junction operates as a parasitic diode.)
  - $\bigcirc$  (When PinB > GND > PinA, the P-N junction operates as a parasitic transistor.)

Parasitic diodes can occur inevitably in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits as well as operation faults and physical damage. Accordingly you must not use methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin.




Fig-1 Simplified structure of a Bipolar IC

### Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.



Thank you for your accessing to ROHM product informations.

More detail product informations and catalogs are available, please contact us.

## **ROHM Customer Support System**

http://www.rohm.com/contact/

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ROHM Semiconductor: BD9897FS-E2