

Dual Controllers - Step Down Synchronous PWM and Linear Controller

Features

- Provides Two Regulated Voltages
	- One Synchronous DC/DC Buck Controller
	- One Linear Controller
- 0.8V Internal Reference Voltage
	- Both Controllers: 0.8V ± 2% Line, Load and Temp.
- Output Voltage Range
	- PWM Controller : 0.8V to V_{IN}
	- Linear Controller : 0.8V to (12VCC-V_{GSpass})
- Full Duty Cycle Range for PWM Controller - 0% to 100%
- Internal Loop Compensation for PWM Controller
- Internal 2ms Soft Start and Short Circuit Protec tion for both Controllers
- Both Controllers Drive N-Channel MOSFETs
- **Small Converter Size**
	- 600kHz Constant Switching Frequency
	- Simple SO-14 Package
- Shutdown Control

Applications

- **Motherboard**
- Graphics Cards
- 12V, 5V and 3.3V Inputs DC-DC Converter
- DSP Supplies
- Embedded processor and I/O supplies

General Description

The APW7060 integrates a synchronous buck PWM controller and a linear controller to provide two regulated voltages in a single package. The PWM controller drives external N-channel MOSFETs and operates at a fixed 600kHz frequency. When the input supply drops close to the output, the upper MOSFET remains on, achieving 100% duty cycle. Internal loop compensation is optimized for fast transient response, eliminating external compensation network. The linear controller drives an external N-channel MOSFET to form a linear regulator. The internal 0.8V reference makes this part suitable for a wide variety of low voltage applications.

The APW7060 has an undervoltage lockout circuitry to ensures that both the 5VCC and 12VCC must be present before its internal circuitry is power up. Soft start is internally set to 2ms and will bring both outputs into regulation in a controlled manner. When either output goes into short, soft start will be initiated. If the short condition still remains after three cycles, both regulators will be shut down. To restart both regulators, recycle the voltage at 5VCC or 12VCC pin or momentarily pull the FB2 pin above 1.28V.

The APW7060 can be shutdown by pulling the FB2 pin above 1.28V. In shutdown, all gate drive signals will be low. This dual controller is available in SO-14 package.

Pinouts

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Ordering and Marking Information

Block Diagram

Typical Application

Figure 2.

Absolute Maximum Ratings

Thermal Characteristics

Recommended Operating Conditions (Note)

Note : Refer to the typical application circuit

Electrical Characteristics

Unless otherwise specified, these specifications apply over 5 V $cc=5$ V, 12V $cc=12$ V and T_A= 0~70 °C. Typical values are at TA=25°C.

Electrical Characteristics (Cont.)

Unless otherwise specified, these specifications apply over $5V_{CC} = 5V$, $12V_{CC} = 12V$ and $T_{A} = 0 \sim 70$ °C. Typical values are at TA=25°C.

Functional Pin Description

LGATE (Pin 1)

This pin provides the gate drive signal for the low side **MOSFFT**

GND (Pin 2, 3)

Signal and power ground for the IC. All voltage levels are measured with respect to this pin. Tie this pin to the ground plane through the lowest impedance connection available.

5VCC (Pin 4)

This is the main bias supply for the DC/DC controller and its low side MOSFET driver. Must be closely decoupled to GND (Pin 2,3). The voltage at this pin is monitored for undervoltage lockout (UVLO) purposes. **DO NOT** apply a voltage greater than 5.5V to this pin.

DRIVE2 (Pin 5)

This pin provides the gate drive voltage for the linear regulator N-channel MOSFET pass transistor. It also provides a means of compensating the linear controller for applications where the user needs to optimize the regulator transient response.

FB2 (Pin 6)

Connect this pin to the output (V OUT2) of the linear regulator via a proper sized resistor divider. The voltage at this pin is regulated to 0.8V and the Voutz is determined using the following formula :

$$
V_{\text{OUT2}=0.8V} \times (1+\frac{R7}{R8})
$$

where $R7$ is the resistor connected from V_{OUT2} to $FB2$. and R8 is the resistor connected from FB2 to GND. This pin is also monitored for under-voltage events. Pulling and holding FB2 above 1.28V shuts down both regulators. Releasing FB2 initiates soft-start on both regulators.

NC (Pin 7, 8, 10, 11, 12) No internal connection.

FB (Pin 9)

This pin is the inverting input of the internal error amplifier of the buck controller. Connect this pin to the output (Vout1) of the DC/DC converter via a proper sized resistor divider to form a complete feedback loop. The VOUT1 is determined using the following formula :

$$
V_{\text{OUT1}} = 0.8V \times (1 + \frac{R1}{R2})
$$

where R1 is the resistor connected from V_{OUT1} to FB, and R2 is the resistor connected from FB to GND. This pin is also monitored for under-voltage events.

12VCC (Pin 13)

This pin provides the supply voltage to the high side MOSFET driver and the linear controller. A voltage no greater than 13V can be connected to this pin. The voltage at this pin is monitored for undervoltage lockout (UVLO) purposes.

UGATE (Pin 14)

This pin provides gate drive for the high-side MOSFET.

Typical Characteristics

Operating Waveforms (Refer to the typical application circuit)

1.VOUT1 Load Transient Response : IOUT = 0A -> 10A -> 0A

 I_{OUT1} slew rate = $\pm 10A/\mu S$

2.VOUT2 Load Transient Response : IOUT = 0.2A -> 3A -> 0.2A

 I_{OUT2} slew rate = $\pm 3A/\mu S$

Operating Waveforms (Cont.)

3. Powering ON / OFF

Ch2 : +12V, 2V/Div, DC Ch3: Vout1, 1V/Div, DC Ch4 : Voutz, 1V/Div, DC Time : 1mS/Div $BW = 20MHz$

Ch2 : +12V, 2V/Div, DC Ch3: Vout1, 1V/Div, DC Ch4 : Voutz, 1V/Div, DC Time : 5mS/Div $BW = 20MHz$

4. UGATE and LGATE

Ch2 : VLGATE, 2V/Div, DC Time : 50nS/Div $BW = 500MHz$

Ch1 : VUGATE, 2V/Div, DC Ch2 : VLGATE, 2V/Div, DC Time : 50nS/Div BW = 500MHz

Application Information

Soft Start

Soft start can be initiated in several ways. One way is when the input bias supply to the 5VCC and 12VCC is above 4.2V and 10.2V respectively. The other way is when the part comes out of shutdown. In both ways, the soft start cycle will last for 2ms. During this period, the reference to the error amplifier of the PWM controller and linear controller will gradually slew up to its final value of 0.8V. This effectively will force both output voltages to track this reference ramp rate. Hence both outputs will reach regulation at the same time. Figure 3 illustrates this graphically.

Linear Regulator Transient Response Optimization

The linear regulator is stable over all load current. However, the transient response can be further enhanced by connecting a RC network between the FB2 and DRIVE2 pin. Depending on the output capacitance and load current of the application, the value of this RC network is then varied. A good starting point for the resistor value is 6.8kΩ and 470pF for the capacitor.

Maximum Output Voltage of Linear Controller

The maximum drive voltage at DRIVE2 is determined by the applied voltage at 12VCC pin. Since this pin drives an external N-channel pass MOSFET, therefore the maximum output voltage of the linear regulator is dependent upon the required gate-to-source voltage to sustain the load current.

 $V_{\text{OUT2MAX}} = 12 \text{VCC} - V_{\text{GSness}}$

Component Selection Guidelines

PWM Regulator Output Capacitor

The selection of C_{out} is determined by the required effective series resistance (ESR) and voltage rating rather than the actual capacitance requirement. Therefore select high performance low ESR capacitors that are intended for switching regulator applications. In some applications, multiple capacitors have to be paralled to achieve the desired ESR value. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

Input Capacitor Selection

The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, select the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage. The maximum RMS current rating requirement is approximately $I_{\text{out}}/2$, where I_{out} is the load current. During power up, the input capacitors have to handle large amount of surge current. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

For high frequency decoupling, a ceramic capacitor between 0.1uF to 1uF can be connected between 5VCC and ground pin.

Application Information

Inductor Selection

The inductance of the inductor is determined by the output voltage requirement. The larger the inductance, the lower the inductor's current ripple. This will translate into lower output ripple voltage. The ripple current and ripple voltage can be approximated by:

$$
I_{RIPPLE} = \frac{V_{IN} \cdot V_{QUT} V_{OUT}}{F_{S} \times L} V_{IN}
$$

 $\Delta V_{\text{OUT}} = I_{\text{RIPPI E}}$ x ESR

where Fs is the switching frequency of the regulator.

There is a tradeoff exists between the inductor's ripple current and the regulator load transient response time A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current and vice versa. The maximum ripple current occurs at the maximum input voltage. A good starting point is to choose the ripple current to be approximately 30% of the maximum output current.

Once the inductance value has been chosen, select an inductor that is capable of carrying the required peak current without going into saturation. In some type of inductors, especially core that is make of ferrite, the ripple current will increase abruptly when it saturates. This will result in a larger output ripple voltage.

PWM Regulator MOSFET Selection

The selection of the N-channel power MOSFETs are determined by the $R_{DS(ON)}$, reverse transfer capacitance (C_{pss}) and maximum output current requirement. The losses in the MOSFETs have two components: conduction loss and transition loss. For the upper and lower MOSFET, the losses are approximately given by the following :

$$
P_{\text{UPPER}} = I_{\text{out}}^2 (1 + TC)(R_{\text{DS(ON)}})D + (0.5)(I_{\text{out}})(V_{\text{IN}})(t_{\text{sw}})F_{\text{S}}
$$

 $P_{\text{LOWER}} = I_{\text{out}}^2 (1 + TC)(R_{\text{DS(ON)}})(1-D)$

where I_{OUT} is the load current

TC is the temperature dependency of R_{DSCON} F_s is the switching frequency

t_{sw} is the switching interval

D is the duty cycle

Note that both MOSFETs have conduction losses while the upper MOSFET include an additional transition loss. The switching internal, t_{sw} , is a function of the reverse transfer capacitance $C_{\rm{RSS}}$. Figure 4 illustrates the switching waveform of the MOSFET.

The (1+TC) term is to factor in the temperature dependency of the $R_{DS(OM)}$ and can be extracted from the " $R_{DS(ON)}$ vs Temperature" curve of the power MOSFET.

Linear Regulator Input/Output Capacitor Selection

The input capacitor is chosen based on its voltage rating. Under load transient condition, the input capacitor will momentarily supply the required transient current. A 1uF ceramic capacitor will be sufficient in most applications.

The output capacitor for the linear regulator is chosen to minimize any droop during load transient condition. In addition, the capacitor is chosen based on its voltage rating.

Linear Regulator MOSFET Selection

In addition to choosing the pass MOSFET for its ability to sustain the load current requirement (see Maximum Output Voltage of Linear Controller), another criteria is its efficiency of heat removal. The power dissipated by the MOSFET is given by:

Pdiss = lout * $(V_{in} - V_{out2})$

Application Information

where Iout is the maximum load current V_{out} is the nominal output voltage

In some applications, heatsink maybe required to help maintain the junction temperature of the MOSFET below its maximum rating.

Figure 4. Switching waveform across MOSFET

Layout Considerations

In high power switching regulator, a correct layout is important to ensure proper operation of the regulator. In general, interconnecting impedances should be minimized by using short, wide printed circuit traces. Signal and power grounds are to be kept separate and finally combined using ground plane construction or single point grounding. Figure 5 illustrates the layout, with bold lines indicating high current paths. Components along the bold lines should be placed close together. Below is a checklist for your layout:

- Keep the switching nodes (UGATE, LGATE and the PHASE) away from sensitive small signal nodes since these nodes are fast moving signals. There fore keep traces to these nodes as short as possible.
- \bullet Decoupling capacitor C_{IN} provides the bulk capaci tance and needs to be placed close to the drain of Q1.
- \bullet The ground return of C_{IN} must return to the combine C_{OUT} (-) terminal.
- \bullet Capacitor C_{HF} is to improve noise performance and a small 1uF ceramic capacitor will be sufficient. Place this capacitor close of the drain of Q1.

• Inductor L1 should be connected closely to the PHASE node.

 \bullet Bypass capacitors, C_{BP} , should be placed as close to the 5VCC and 12VCC pins.

Figure 5. Recommended Layout Diagram

Package Information

SOP – 14 (150mil)

Physical Specifications

Reflow Condition (IR/Convection or VPR Reflow)

Reference JEDEC Standard J-STD-020A APRIL 1999

Time

Classification Reflow Profiles

Package Reflow Conditions

Reliability test program

Carrier Tape & Reel Dimension

 \sim (mm) \sim (mm)

Cover Tape Dimensions

Customer Service

Anpec Electronics Corp.

Head Office :

5F, No. 2 Li-Hsin Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel : 886-3-5642000 Fax : 886-3-5642050

Taipei Branch :

7F, No. 137, Lane 235, Pac Chiao Rd., Hsin Tien City, Taipei Hsien, Taiwan, R. O. C. Tel : 886-2-89191368 Fax : 886-2-89191369