April 1988 Revised September 2000 74F125 Quad Buffer (3-STATE)

## 74F125 Quad Buffer (3-STATE)

### **Features**

■ High impedance base inputs for reduced loading

### **Ordering Code:**


FAIRCHILD

SEMICONDUCTOR


Order Number	Package Number	Package Description
74F125SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F125SJ M14D		14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F125PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Logic Symbol



### **Connection Diagram**



### **Unit Loading/Fan Out**

Pin Names	Decerintian	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>		
FIII Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>		
Ā <sub>n</sub> , B <sub>n</sub>	Inputs	1.0/0.033	20 μA/–20 μA		
On	Outputs	600/106.6 (80)	–12 mA/64 mA (48 mA)		

### **Function Table**

Inpu	Output				
Ān	B <sub>n</sub>	о			
L	L	L			
L	н	н			
н	Х	Z			

H = HIGH Voltage Level L = LOW Voltage Level

Z = High Impedance X = Immaterial

#### © 2000 Fairchild Semiconductor Corporation DS009475

www.fairchildsemi.com

74F125

### Absolute Maximum Ratings(Note 1)

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$
$V_{\mbox{\scriptsize CC}}$ Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated $I_{OL} \mbox{(mA)}$

### **Recommended Operating** Conditions

Free Air Ambient Temperature	
Supply Voltage	

 $0^{\circ}C$  to  $+70^{\circ}C$ +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device -0.5V to V<sub>CC</sub> may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


### **DC Electrical Characteristics**


Symbol	Paramete	r	Min	Тур	Max	Units	V <sub>cc</sub>	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltag	e			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.4					I <sub>OH</sub> = -3 mA
	Voltage	10% V <sub>CC</sub>	2.0			v	Min	$I_{OH} = -12 \text{ mA}$
		5% V <sub>CC</sub>	2.7			v	IVIIN	I <sub>OH</sub> = -3 mA
		5% V <sub>CC</sub>	2.0					I <sub>OH</sub> = -15 mA
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.55	V	Min	I <sub>OL</sub> = 64 mA
	Voltage							
I <sub>IH</sub>	Input HIGH Current				20	μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current				100	۸	0.0V	$\gamma = 2.0 \gamma$
	Breakdown Test				100	μA	0.00	V <sub>IN</sub> = 7.0V
IIL	Input LOW Current				-20.0	μA	Max	V <sub>IN</sub> = 0.5V
I <sub>OZH</sub>	Output Leakage Current				50	μA	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current				-50	μA	Max	$V_{OUT} = 0.5V$
los	Output Short-Circuit Curre	ent	-100		-225	mA	Max	V <sub>OUT</sub> = 0V
ICEX	Output HIGH Leakage Cu	rrent			250	μA	Max	$V_{OUT} = V_{CC}$
I <sub>ZZ</sub>	Buss Drainage Test				500	μA	0.0V	V <sub>OUT</sub> = 5.25V
I <sub>CCH</sub>	Power Supply Current			18.5	24.0	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current			31.7	40.0	mA	Max	$V_0 = LOW$
I <sub>CCZ</sub>	Power Supply Current			27.6	35.0	mA	Max	V <sub>O</sub> = HIGH Z

### **AC Electrical Characteristics**


Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	2.0	4.0	6.0	2.0	6.5	
t <sub>PHL</sub>		3.0	4.6	7.5	3.0	8.0	ns
t <sub>PZH</sub>	Output Enable Time	3.5	4.7	7.5	3.0	8.5	
t <sub>PZL</sub>		3.5	5.3	8.0	3.5	9.0	ns
t <sub>PHZ</sub>	Output Disable Time	1.5	3.9	5.5	1.5	6.0	
t <sub>PLZ</sub>		1.5	4.0	6.0	1.5	6.5	ns

www.fairchildsemi.com





www.fairchildsemi.com



74F125 Quad Buffer (3-STATE

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor: 74F125SJX\_NL