


### 1 Overview

#### 1.1 Features

- 155 MHz FM and 40 MHz AM input frequency
- 30 mVeff AM and 50 mVeff FM sensitivity
- 16 bit IF counter up to 50 MHz
- Additional open drain ports controlled by I<sup>2</sup>C
- 2-pin quartz oscillator
- Fast phase detector with short anti-backlash pulses and polarity reversal
- Charge pump current programmable in four steps up to 4.5 mA
- Frequency resolution of 1, 5 and 10 kHz AM and 12.5, 25 and 50 kHz FM
- P-DSO-24 package



Type	Ordering Code	Package
SDA 4330-2X	Q67100-H5140	P-DSO-24-1

#### 1.2 Application

The SDA 4330-2X provides separated input and output ports for AM and FM and is well suited for extremely fast loop settling times in the FM mode.

1.3 Pin Configuration  
(top view)




Figure 1

#### 1.4 Pin Definitions and Functions

Pin No.	Symbol	Input (I) Output (O)	Function
1	$V_{DD1}$		Supply voltage digital (5 V)
2	SCL	I	Clock I <sup>2</sup> C Bus
3	SDA	I/O	Data I <sup>2</sup> C Bus
4	A0	I	Address selection, sets the LSB of the IC address
5	LD	O	H-active lock detect output port
6 ... 9	SA1 ... SA4	O	10 V open drain output, controlled via I <sup>2</sup> C Bus
10	AM/FM	O	10 V open drain output, indicating the operation mode (H = AM)
11	FM <sub>IN</sub>	I	Input for the FM signal from VCO
12	GND <sub>AN</sub>		Ground analog
13	AM <sub>IN</sub>	I	Input for the AM signal from VCO
14	IF <sub>FM</sub>	I/O	FM input of IF counter as long as the counter is enabled, otherwise pulled to ground
15	IF <sub>AM</sub>	I/O	AM input of IF counter as long as the counter is enabled, otherwise pulled to ground
16	$I_{REF}$	I	Reference current, setting the base current level for the charge pumps
17	PD <sub>FM</sub>	O	FM charge pump output
18	PD <sub>AM</sub>	O	AM charge pump output
19	PD <sub>FMA</sub>	O	Source follower output FM
20	PD <sub>AMA</sub>	O	Source follower output AM
21	$V_{DD2}$		Supply voltage digital (up to 10 V)
22	OSC <sub>FB</sub>	I/O	Oscillator feedback, quartz terminal
23	OSC <sub>IN</sub>	I	Oscillator input, quartz terminal, optionally input for external reference
24	GND		Ground digital

1.5 Functional Block Diagram




Figure 2  
Block Diagram

## 2 Functional Description

The SDA 4330-2X is a radio PLL controlled via I<sup>2</sup>C Bus for frequency synthesis in the AM and FM range. It includes an IF counter up to 50 MHz enabling a precise search tuning stop.

## 3 Circuit Description

The reference frequency for the PLL is derived from the quartz oscillator OSC<sup>1)</sup>. The R-prescaler can be adapted to quartz frequencies of 4, 8 or 10.25 MHz, respectively, yielding an internal 50 kHz reference. Programming the R-counter sets the phase detector reference frequency to 1, 5 or 10 kHz in the AM mode or to 12.5, 25 or 50 kHz in the FM mode. The VCO frequency is set by programming the A/N-counter which operates as dual-modulus counter for FM and AM using a divide by 4/5 swallow counter.

The phase detector drives two different charge pumps for AM and FM mode. Additional source followers are connected to the charge pump. There are four programmable current levels for each charge pump. The supply voltage for the charge pump and the source followers is supplied via the V<sub>DD2</sub>-pin and can reach 10 V maximum. AM/FM is an open drain output as well as the additional outputs SA1 ... SA4 which are controlled by I<sup>2</sup>C Bus.

The IF counter is activated by the IF bit of the I<sup>2</sup>C status word. In the FM mode the IF<sub>FM</sub> signal is divided by 2 or 4 in the F-counter in the AM mode the IF<sub>AM</sub> input is switched directly to the gate. The G-counter provides four different gate intervals T<sub>G</sub> of 2, 4, 8, or 20 ms respectively. During this interval the D-counter counts up from zero and after closing the gate its content Z is transferred into the D-register where it can be read from the I<sup>2</sup>C Bus. The IF frequency is given by

$$f_{\text{IFFM}} = Z \frac{1}{F \times T_G}; \quad F = \frac{1}{2}, \frac{1}{4}$$

$$f_{\text{IFAM}} = Z \frac{1}{T_G}$$

The relations between gate interval, resolution and measurement range are given in **table 1**.

After being started by setting the IF bit the count-cycle is repeated continuously and the content of the D-register is updated after each cycle. So the first valid result in the D-register can be expected one gate length after starting with an additional delay of

<sup>1)</sup> The power dissipation of the quartz is given by:

$$P_v = 2 \times R_1 (\Pi \times f_Q \times (C_O + C_L) \times V_{DD})^2$$

R<sub>1</sub>: Series resistance of the quartz

f<sub>Q</sub>: Quartz frequency

C<sub>O</sub>: Parallel capacitance of the quartz

C<sub>L</sub>: Load capacitance, including input capacitance of the IC

100  $\mu$ s. Afterwards always the latest count is stored in the D-register and can be read via I<sup>2</sup>C Bus at any time. In order to achieve a valid result after the first gate cycle the control bits for G-counter, F-counter and R-prescaler have to be set to the actual value prior to setting the IF bit.

The I<sup>2</sup>C Bus interface provides slave receiver and slave transmitter functions. There are two addresses selected by the A0 pin. The I<sup>2</sup>C-protocol (see **diagram 1**) contains one string for programming all counters and functions. The transfer may be stopped optionally after each word if the remaining functions are not to be altered. After power ON all control signals are undefined, so that the complete write sequence must be executed. In the read mode only the contents of the D-register can be accessed. The programming of the counters and functions is shown in **tables 2-4**.

## 4 Electrical Characteristics

### 4.1 Absolute Maximum Ratings

$T_A = -25\text{ °C to }85\text{ °C}$

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
Supply voltage	$V_{DD1}$	- 0.3	6	V	
Supply voltage	$V_{DD2}$	- 0.3	10.5	V	
Input voltage	$V_{IN}$	- 0.3	$V_{DD1} + 0.3$	V	
Power dissipation per output	$P_Q$		10	mW	
Power dissipation	$P_{tot}$		t.b.d.	mW	
Storage temperature	$T_S$	- 40	125	°C	
Output voltage SA1-SA4, AM/FM	$V_{QH}$		10.5	V	
ESD voltage (HBM: 1.5 kΩ, 100 pF)	$V_{ESD}$	- 2	2	kV	

*Note: Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.*

### 4.2 Operating Range

Parameter	Symbol	Limit Values			Unit
		min.	typ.	max.	
Supply voltage	$V_{DD1}$	4.5	5	5.5	V
Supply voltage	$V_{DD2}$	9		10.3	V
Supply current <sup>1)</sup>	$I_{DD1}$			20	mA
Supply current <sup>2)</sup>	$I_{DD2}$			0.5	mA
Ambient temperature	$T_U$	- 25		+ 85	°C
Output voltage SA1 ... SA4, AM/FM	$V_{QH}$			$V_{DD2}$	V

<sup>1)</sup> Measurement conditions: IF counter disabled

<sup>2)</sup> Measurement conditions: Pins PD<sub>FM</sub>, PD<sub>AM</sub>, PD<sub>FMA</sub>, and PD<sub>AMA</sub>: Output current = 0 mA

*Note: In the operating range the functions given in the circuit description are fulfilled.*

4.3 AC/DC Characteristics

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

**Input AM<sub>IN</sub>**

Input voltage (sine wave)	$V_{IN}$	30			mVeff	$V_{DD1} = 4.5\text{ V}$ $0.5\text{ MHz} < f_{IN} < 40\text{ MHz}$
Input capacitance	$C$			4	pF	
Input leakage current	$I_{Leakage}$	- 10		10	$\mu\text{A}$	$0 \leq V_Q \leq V_{DD1}$

**Input FM<sub>IN</sub>**

Input voltage (sine wave)	$V_{IN}$	50 120			mVeff mVeff	$V_{DD1} = 4.5\text{ V}$ $20\text{ MHz} < f_{IN} < 120\text{ MHz}$ $10\text{ MHz} < f_{IN} < 155\text{ MHz}$
Input capacitance	$C$			4	pF	
Input leakage current	$I_{Leakage}$	- 10		10	$\mu\text{A}$	$0 \leq V_Q \leq V_{DD1}$

**Input OSC<sub>IN</sub>**

Input voltage (sine wave)	$V_{IN}$	100 150 200			mVeff mVeff mVeff	$V_{DD1} = 4.5\text{ V}$ $f_{IN} = 4\text{ MHz}$ $f_{IN} = 8\text{ MHz}$ $f_{IN} = 10.25\text{ MHz}$
Input capacitance	$C$			10	pF	
Input leakage current	$I_{Leakage}$	- 30		30	$\mu\text{A}$	$0 \leq V_Q \leq V_{DD1}$

**Input/Output IF<sub>AM</sub>**

AC input voltage	$V_{AC}$	50			mVeff	$2\text{ V} \leq V_{DC} \leq 3\text{ V}$
Input frequency	$f_{IN}$	0.3		15	MHz	$V_{DD1} = 4.5\text{ V}$
Input leakage current	$I_{Leakage}$	- 10		10	$\mu\text{A}$	$0 \leq V_Q \leq V_{DD1}$ , counter enabled
L-output voltage DC	$V_{QL}$			1	V	$I_{QL} = 2\text{ mA}$ , counter disabled
Input capacitance	$C$			4	pF	



4.3 AC/DC Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Input/Output IF<sub>FM</sub>

AC input voltage	$V_{AC}$	50 120			mVeff mVeff	$2\text{ V} \leq V_{DC} \leq 3\text{ V}$ $V_{DD1} = 4.5\text{ V}$ $3\text{ MHz} \leq f_{IN} \leq 30\text{ MHz}$ $30\text{ MHz} < f_{IN} \leq 50\text{ MHz}$
Input leakage current	$I_{Leakage}$	- 10		10	μA	$0 \leq V_Q \leq V_{DD1}$ , counter enabled
L-output voltage DC	$V_{QL}$			1	V	$I_{QL} = 2\text{ mA}$ , counter disabled
Input capacitance	$C$			4	pF	

Input/Output SDA

H-input voltage	$V_{IH}$	$0.7 \times V_{DD1}$		$V_{DD1}$	V	
L-input voltage	$V_{IL}$	0		$0.3 \times V_{DD1}$	V	
L-output voltage	$V_{QL}$			0.4	V	$I_{QL} = 3\text{ mA}$ , $V_{DD1} = 5\text{ V}$ , $C_L = 400\text{ pF}$
Input leakage current	$I_{Leakage}$	- 1		1	μA	$0 \leq V_Q \leq V_{DD1}$
Input capacitance	$C$			10	pF	

Inputs SCL, A0

H-input voltage	$V_{IH}$	$0.7 \times V_{DD1}$		$V_{DD1}$	V	
L-input voltage	$V_{IL}$	0		$0.3 \times V_{DD1}$	V	
Input leakage current	$I_{Leakage}$	- 1		1	μA	$0 \leq V_Q \leq V_{DD1}$
Input capacitance	$C$			10	pF	

4.3 AC/DC Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Outputs SA1, SA2, SA3, SA4, AM/FM (open drain outputs)

L-output voltage	$V_{QL}$			0.4	V	$I_{QL} = 1 \text{ mA}$ $V_{DD1} = 5 \text{ V}$
	$V_{QL}$			0.1	V	$I_{QL} = 0.1 \text{ mA}$

Output LD

H-output voltage	$V_{QH}$	$V_{DD} - 0.4$			V	$I_{QH} = 1 \text{ mA}$
L-output voltage	$V_{QL}$			0.4	V	$I_{QL} = 1 \text{ mA}$

Input  $I_{REF}$

Input current	$I_{IN}$	t.b.d.	100	t.b.d.	$\mu\text{A}$	
Voltage at $I_{REF}$	$V_{IREF}$		1.2		V	$I_{IN} = 100 \mu\text{A}$

Output  $PD_{FM}$

PD current A	$I_Q$		$\pm 4.5$		mA	$V_{PD} = 4 \text{ V}$
PD current B	$I_Q$		$\pm 3$		mA	
PD current C	$I_Q$		$\pm 1.5$		mA	
PD current D	$I_Q$		$\pm 150$		$\mu\text{A}$	

Output  $PD_{AM}$

PD current A	$I_Q$		$\pm 450$		$\mu\text{A}$	$V_{PD} = 4 \text{ V}$
PD current B	$I_Q$		$\pm 300$		$\mu\text{A}$	
PD current C	$I_Q$		$\pm 150$		$\mu\text{A}$	
PD current D	$I_Q$		$\pm 30$		$\mu\text{A}$	

**4.3 AC/DC Characteristics (cont'd)**

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

**Output PD<sub>FMA</sub>**

H-output voltage	$V_{QH}$	7.5	7.7		V	$I_{QH} = 2 \text{ mA}$ $V_{PDFM} = V_{DD2} = 9 \text{ V}$
H-output current	$I_{QH}$		2	5	mA	$V_{PDFM} = V_{DD2} = 9 \text{ V}$
L-output current	$I_{QL}$	10			$\mu\text{A}$	$V_{PDFM} = \text{GND}$

**Output PD<sub>AMA</sub>**

H-output voltage	$I_{QH}$		1	2.5	mA	$V_{PDAM} = 5 \text{ V}$
L-output current	$I_{QL}$	t.b.d.			mA	$V_{PDAM} = \text{GND}$ $V_Q = 5 \text{ V}$

*Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at  $T_A = 25^\circ\text{C}$  and the given supply voltage.*

**Table 1**  
**IF counter**

$T_G$ [ms]	F-counter	Resolution[Hz]	Accuracy [Hz] <sup>1)</sup>	Frequency Range [MHz]
<b>FM</b>				
2	1:2	1000	3000	65.5
4	1:4	1000	3000	65.5
4	1:2	500	1500	32.8
8	1:4	500	1500	32.8
8	1:2	250	750	16.4
20	1:4	200	600	13
20	1:2	100	300	6.5

**AM**

2		500	1500	32.8
4		250	750	16.4
8		125	375	8.2
20		50	150	3.25

<sup>1)</sup> Accuracy due to gate uncertainty; there is an additional inaccuracy due o the quartz frequency.

**Table 2**  
**Programming of Mode and Frequency Resolution**

AM/FM	R1	R0	Mode	Frequency Range [kHz]
0	0	1	FM	12.5
0	1	0	FM	25
0	1	1	FM	50
1	0	1	AM	1
1	1	0	AM	5
1	1	1	AM	10

**Table 3**  
**Programming R-prescaler**

RP1	RP0	Divide ratio	Quartz Frequency [MHz]
0	0	1:1	Test mode only
0	1	1:80	4
1	0	1:160	8
1	1	1:205	10.25

**Table 4**  
**Programming IF counter**

G1	G0	G-Divide Ratio	$T_G$ [ms]
0	0	1:100	2
0	1	1:200	4
1	0	1:400	8
1	1	1:1000	20

F0	F-Divide Ratio
0	1:2
1	1:4

IF	Function
0	Disable IF counter
1	Enable IF counter

**Table 5**  
**Programming Phase Detector**

PD1	PD0	Current Level
0	0	D
0	1	C
1	0	B
1	1	A

PPD	Polarity
0	Normal
1	Invers


**Table 6**  
**Programming Test Mode**


T1	T2	SA1	SA2	SA3	SA4
0	0	Controlled by I <sup>2</sup> C Bus			
0	1	PD_MUX	Clk_50 kHz	N_A_CLN	D_INX

T3	Operation
0	Normal
1	Test-reset

T0	Output LD
0	Disabled
0	Enabled

## Diagram 1: I<sup>2</sup>C Protocol






**Figure 3**  
**Application Circuit for AM and FM Charge Pump Output**



5 Package Outlines

**P-DSO-24-1**  
(Plastic Dual Small Outline Package)



Index Marking

- 1) Does not include plastic or metal protrusion of 0.15 max. per side
- 2) Does not include dambar protrusion

GPS05144

**Sorts of Packing**

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm