

#### **LED Controller/Driver**

#### **DESCRIPTION**

ETK6201 is an LED Controller driven on a 1/7 to 1/8 duty factor. 11 segment output lines, 6 grid output lines, 1 segment/grid output lines, one display memory, control circuit, key scan circuit are all incorporated into a single chip to build a highly reliable peripheral device for a single chip microcomputer. Serial data is fed to ETK6201 via a four-line serial interface. Housed in a 32-pin SOP Package, ETK6201 pin assignments and application circuit are optimized for easy PCB Layout and cost saving advantages.

#### **FEATURES**

- CMOS Technology
- Low Power Consumption
- Multiple Display Modes(12 segment, 6 Grid to 11 segment, 7 Grid)
- Key Scanning (10×3 Matrix)
- 8-step Dimming Circuitry
- Serial Interface for Clock, Data Input, Data Output, Strobe Pins and low voltage operation ability when user's MCU power supply is 3.3V
- Available in 32-pin, SOP Package

#### **PIN CONFIGURATION**

OSC   DOUT   DIN   CLK   STB   K1   K2   K3   VDD   SG1/KS1   SG2/KS2   SG3/KS3   NC   NC	1	32
SG2/KS2 □	11	22 SG12/GR7
SG3/KS3 □	12	21 SG11


# **PIN DESCRIPTION**

Pin No	Pin Name	I/O	Description
1	OSC	I	Oscillator Input Pin A resistor is connected to this pin to determine the oscillation frequency
2	DOUT	О	Data Output Pin(N-channel, Open-Drain) This pin outputs serial data at the falling edge of the shift clock
3	DIN	I	Data Input Pin This pin inputs serial data at the rising edge of the shift clock(starting from the lower bit)
4	CLK	I	Clock Input Pin This pin reads serial data at the rising edge and outputs data at the falling edge
5	STB	I	Serial Interface Strobe Pin The data input after the STB has fallen is processed as a command When this pin is "HIGH", CLK is ignored
6, 7, 8	K1∼K3	I	Key Data Input Pins The data sent to these pins are latched at the end of the display cycle (Interface Pull-Low Resistor)
26, 29, 32	GND		Ground Pin
10~12 14~20	SG1/KS1~SG10/KS10	О	Segment Output Pins (p-channel, open drain) Also acts as the Key Source
21	SG11	0	Segment Output Pins (p-channel, open drain)
22, 23, 24	SG12/GR7~SG14/GR5	О	Segment / Grid Output Pins
9, 25	VDD	_	Power Supply
27, 28, 30, 31	GR4∼GR1	О	Grid Output Pins
13	NC		No Connection


#### INPUT/OUTPUT CONFIGURATIONS

The schematic diagrams of the input and output circuits of the logic section are shown below.


## 1. Input Pins: CLK, STB & DIN




# 2. Input Pins: K1 to K3




# 3. Output Pins: DOUT, GR1 to GR4




# 4. Output Pins: SG1 to SG11



# $5.\ Output\ Pins:\ SG14/GR5,\ SG13/GR6\ and\ SG12/GR7$



#### **BLOCK DIAGRAM**



#### **FUNCTIONAL DESCRIPTION**

#### **COMMANDS**

A command is the first byte( $b0\sim b7$ ) inputted to ETK6201 via the DIN Pin after STB Pin has changed from HIGH to LOW State. If for some reason the STB Pin is set to HIGH while data or commands are being transmitted, the serial communication is initialized, and the data/commands being transmitted are considered invalid.

## **Command 1: Display Mode Setting Commands**

ETK6201 provides 2 display mode settings as shown in the diagram below: As started earlier a command is the first one byte( $b0\sim b7$ ) transmitted to ETK6201 via the DIN Pin when STB is LOW. However, for these commands, the bit 3 to bit  $6(b2\sim b5)$  are ignored, bit 7&bit  $8(b6\sim b7)$  are given a value of 0.

The Display Mode Setting Commands determine the number of segments and grids to be used (12 to 11 segments, 6 to 7 grids). A display commands ON must be executed in order to resume display. If the same mode setting is selected, no command execution is take place, therefore, nothing happens.

When Power is turned ON, the 7-grid, 11-segment modes is selected.

MSB			-				LSB
0	0	_		_	_	b1	b0

 $b2\sim$  b5: Not Relevant

Display Mode Setting:

b1, b0—1 0: 6 Grids, 12 Segments

b1, b0—1 0: 7 Grids, 11 Segments

#### **Command 2: Data Setting Commands**

Data Setting Commands executes the Data Write or Data Read Modes for ETK6201. The data Setting Command, the bits 5 and 6(b4, b5) are ignored, bit 7(b6) is given the value of 1 while bit 8(b7) is given the value of 0. Please refer to the diagram below.

When Power is turned ON, bit 4 to bit  $1(b3\sim b0)$  are given the value of 0

MSB						LSB
0	1	 	b3	b2	b1	b0

b4, b5: Not Relevant

Mode Setting:

b3—0: Normal Operation Mode

b3—1: Test Mode

Address Increment Mode Settings(Display Mode):

b2—0: Increment Address after Data has been written

b2—1: Fixes Address


Data Write & Read Mode Setting:

b1, b0—0 0: Write Data to Display Mode

b1, b0—1 0 : Read Key Data

#### ETK6201 KEY MATRIX&KEY INPUT DATA STORAGE RAM

ETK6201 Key Matrix consists of 10×3 array as shown below:



Each data entered by each key is stored as follows and read by a READ Command, starting from the last significant bit of the next data(b7) is read.

K1K3	K1K3		READING
SG1/KS1	SG2/KS2	X	SEQUENCE
SG3/KS3	SG4/KS4	X	
SG5/KS5	SG6/KS6	X	
SG7/KS7	SG8/KS8	X	
SG9/KS9	SG10/KS10	X	1
b0b2	b3b5	b6b7	<b>V</b>

Note: b6∼b7 do not care.

#### **Command 3: Address Setting Commands**

Address Setting Commands are used to set the address of the display memory. The address is considered valid if it has a value of 00H to 0DH. If the address is set to 0EH or higher, the data is ignored until a valid address is set. When power is turned ON, the address is set at 00H.

MSB						LSB
1	1	 	b3	b2	b1	b0

b4, b5: Not Relevant

The address of b3~b0: 00H~0DH

#### DISPLAY MODE AND RAM ADDRESS

Data transmitted from an external device to ETK6201 via the interface are stored in the Display RAM and are assigned address.

The RAM addresses of ETK6201 are given below in 8 bits unit.

SG1SG4	SG5SG8	SG9SG12	SG13SG14	
$00H_{L}$	$00H_{\mathrm{U}}$	$01 H_{ m L}$	$01H_{\mathrm{U}}$	DIG1
$02H_{\rm L}$	$02H_{\mathrm{U}}$	$03H_{ m L}$	$03H_{\mathrm{U}}$	DIG2
$04H_{ m L}$	$04H_{\mathrm{U}}$	$05H_{\rm L}$	$05H_{\mathrm{U}}$	DIG3
$06H_{L}$	$06H_{\mathrm{U}}$	$07 { m H_L}$	$07H_{\mathrm{U}}$	DIG4
$08H_{\rm L}$	$08H_{\mathrm{U}}$	$09H_{L}$	$09H_{\mathrm{U}}$	DIG5
$0\mathrm{AH}_\mathrm{L}$	$0\mathrm{AH}_\mathrm{U}$	$0\mathrm{BH_L}$	$0\mathrm{BH}_\mathrm{U}$	DIG6
$0CH_L$	$0\mathrm{CH}_\mathrm{U}$	$0\mathrm{DH_L}$	$0\mathrm{DH}_\mathrm{U}$	DIG7

b0b3	b4b7		
${ m xxH_L}$	$xxH_U$		
Lower 4 bits	Higher 4 bits		

#### **Command 4: Display Control Commands**

The Display Control Commands are used to turn ON or OFF a display. It also used to set the pulse width. Please refer to the diagram below. When the power is turned ON, a 1/16 pulse width is selected and the displayed is turned OFF (the key scanning is stopped).

MSB						LSB
1	0	 	b3	b2	b1	b0

b4, b5: Not Relevant

Display Setting:

b3—0: Display OFF (Key Scan Continues)

b3—1: Display ON

Dimming Quantity Setting:

000: Pulse width =1/16

001: Pulse width = 2/16

010: Pulse width =4/16

011: Pulse width = 10/16

100: Pulse width =11/16


101: Pulse width =12/16

110: Pulse width =13/16

111: Pulse width =14/16


#### SCANNING AND DISPLAY TIMING


The Key Scanning and Display Timing diagram is given below. One cycle of key scanning consists of 2 frames. The data of the  $10\times3$  matrix is stored in the RAM.



#### SERIAL COMMUNICATION FORMAT

The following diagram shows the ETK6201 serial communication format. The DOUT Pin is an N-channel, open-drain output pin, therefore, it is highly recommended that an external pull-up resistor( $1K\sim10K$ ) must be connected to DOUT.






 $t_{wait}$  (waiting time)  $\geq 1 \mu s$ 

It must be noted that when the data is read, the waiting time ( $t_{wait}$ ) between the risings of the eighth clock that has set the command and the galling of the first clock that has read the data is greater or equal to  $1\mu$ s.

#### SWITCHING CHARACTERISTIC WAVEFORM

ETK6201 Switching Characteristics Waveform is given below.



PW<sub>CLK</sub> (Clock Pulse Width) ≥400ns

 $t_{setup}$  (Data Setup Time)  $\geq$ 100ns  $t_{CLK-STB}$  (Clock-Strobe Time)  $\geq$ 1 $\mu$ s

 $t_{TZH}$  (Rise Time)  $\leq 1 \mu s$  fosc=Oscillation Frequency

 $t_{TZL}$ <1 µs

Note: Test condition under

 $t_{THZ}$  (Pull low resistor=10k $\Omega$ , Loading capacitor=300pf)

 $t_{TLZ}$  (Pull low resistor=10k $\Omega$ , Loading capacitor =300pf)

PW<sub>STB</sub> (Strobe Pulse Width) ≥1 μs

 $t_{hold}$  (Data Hold Time)  $\geq$ 100ns

t<sub>THZ</sub> (Fall Time) ≤10µs

 $t_{PZL}$  (Propagation Delay Time)  $\leq$ 100ns  $t_{PLZ}$  (Propagation Delay Time)  $\leq$ 300ns

 $t_{TLZ}$ <10 $\mu s$ 

#### **APPLICATION**

1. Display memory is updated by incrementing addresses. Please refer to the following diagram.

STB

CLK

DIN Command 2 Command 3 Data 1 ------ Data n Command 1 Command 4


Command 1: Display Mode Setting Command

Command 2: Data Setting Command Command 3: Address Setting Command

Data 1∼n: Transfer Display Data (14 Bytes max)

Command 4: Display Control Command

2. The following diagram shows the waveform when updating specific addresses.



Command 2: Data Setting Command Command 3: Address Setting Command

Data: Display Data

# RECOMMENDED SOFTWARE PROGRAMMING FLOWCHART START Delay 200 ms SET COMMAND2 (Writer Data) SET COMMAND3 Clear Display RAM (See Note 5) SET SETTING COMMAND1 INITIAL SET COMMAND4 (88H-87H: Display OFF) SET COMMAND1 SET COMMAND4 (88H-8FH: Display ON) MAIN PROGRAM SET COMMAND2 (READ KEY & WRITER DATA INCLUDED) MAIN SET LOOP COMMAND3 SET COMMAND1 SET COMMAND4 END

#### Note:

- 1. Command 1: Display Mode Commands
- 2. Command 2: Data Setting Commands
- 3. Command 3: Address Setting Commands
- 4. Command 4: Display Control Commands

When IC power is applied for the first time, the content of the Display RAM is not defined; thus, it is strongly suggested that the contents of the Display RAM must be cleared during the initial setting.

## ABSOLUTE MAXIMUM RATINGS (Ta=25°C,GND=0V)

Parameter	Symbol	Ratings	Unit
Supply Voltage	$V_{ m DD}$	<b>-</b> 0.5∼+7	V
Logic Input Voltage	$V_{\rm I}$	$-0.5 \sim V_{DD} + 0.5$	V
Driver Output Current	$I_{OLGR}$	+250	mA
Driver Output Current	$I_{ m OHSG}$	-50	mA
Maximum Driver Output Current/Total	$I_{TOTAL}$	400	mA

#### RECOMMENDED OPERATING RANGE ( $Ta = -20 \sim +70 \,^{\circ}\text{C,GND} = 0V$ )

Parameter	Symbol	Min.	Тур.	Max.	Unit
Logic Supply Voltage	$ m V_{DD}$	3	5	5.5	V
Dynamic Current(see Note)	$I_{\mathrm{DDdyn}}$			5	mA
High-Level Input Voltage	$V_{\mathrm{IH}}$	$0.8V_{\mathrm{DD}}$	_	$ m V_{DD}$	V
Low- Level Input Voltage	$V_{ m IL}$	0		$0.3V_{DD}$	V

Note: Test Condition: Set Display Control Commands=80H (Display Turn OFF State & under no load)


#### **ELECTRICAL CHARACTERISTICS** (V<sub>DD</sub>=5V, GND=0V, Ta=25°C)


Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
High-Level Output Current	$I_{OHSG1}$	$V_0 = V_{DD}$ -2V SG1 $\sim$ SG11, SG12/GR7	-20	-25	-40	mA
	$I_{OHSG2}$	$V_0$ = $V_{DD}$ -3 $V$ SG1 $\sim$ SG11, SG12/GR7	-25	-30	-50	mA
Low-Level Output Current	I <sub>OLGR</sub>	$V_0$ =0.3V GR1 $\sim$ GR6, SG12/GR7	100	140	_	mA
Low-Level Output Current	$I_{OLDOUT}$	V <sub>0</sub> =0.4V	4	_		mA
Segment High-Level Output Current Tolerance	$I_{TOLSG}$	$V_0 = V_{DD}$ -3V SG1 $\sim$ SG11, SG12/GR7		_	+5	%
High-Level Input Voltage	$V_{\mathrm{IH}}$	_	$0.8V_{DD}$	_	5	V
Low-Level Input Voltage	$V_{\mathrm{IL}}$	_	0	_	$0.3V_{DD}$	V
Oscillation Frequency	fosc	R=51k	560	700	1040	kHz
K1~K3 Pull Down Resistor	$R_{KN}$	$K1 \sim K3$ $V_{DD} = 5V$	10	_	50	kΩ

# ( $V_{DD}$ =3V, GND=0V, Ta=25°C)

Parameter	Symbol	<b>Test Condition</b>	Min.	Тур.	Max.	Unit
High-Level Output Current	$I_{OHSG1}$	$V_0$ = $V_{DD}$ -2 $V$ SG1 $\sim$ SG6, SG12 $\sim$ SG14	-15	-20	-35	mA
Low-Level Output Current	$I_{OLGR}$	$V_0$ =0.3V GR1 $\sim$ GR7,	100	140	_	mA
Low-Level Output Current	$I_{OLDOUT}$	V <sub>0</sub> =0.4V	4	_		mA
Segment High-Level Output Current Tolerance	$I_{TOLSG}$	$V_0$ = $V_{DD}$ -3 $V$ SG1 $\sim$ SG6, SG12 $\sim$ SG14	_	_	+5	%
High-Level Input Voltage	$V_{\mathrm{IH}}$	_	$0.8V_{\mathrm{DD}}$	_	3.3	V
Low-Level Input Voltage	$V_{\mathrm{IL}}$	_	0		$0.3V_{\mathrm{DD}}$	V
Oscillation Frequency	fosc	R=51k	300	420	580	kHz
K1~K3 Pull Down Resistor	$R_{KN}$	$K1 \sim K3$ $V_{DD} = 3V$	40	_	100	kΩ

#### **APPLICATION CIRCUIT**





#### Note:

- 1. The capacitor (0.1μF) connected between the GND and VDD pins must be located as close as possible to the ETK6201 chip.
- 2. It is strongly suggested that the NC pin (pins 10) be connected to the GND.

# **Package Dimension**

#### SOP32

